Abstract

GPUs are increasingly being used to speed up Python applications in the scientific computing and machine learning domains. Currently, the two common approaches to leveraging GPU acceleration in Python are 1) create a custom native GPU kernel, and import it as a function that can be called from Python; 2) use libraries such as CuPy, which provides pre-defined GPU-implementation-backed tensor operators. The first approach is very flexible but requires tremendous manual effort to create a correct and high performance GPU kernel. While the second approach dramatically improves productivity, it is limited in its generality, as many applications cannot be expressed purely using CuPy’s pre-defined tensor operators. Additionally, redundant memory access can often occur between adjacent tensor operators due to the materialization of intermediate results. In this work, we present APPy: Annotated Parallelism for Python, which enables users to parallelize generic Python loops and tensor expressions for execution on GPUs by adding simple compiler directives (annotations) to Python code. Empirical evaluation on 20 scientific computing kernels from the literature on a server with an AMD Ryzen 7 5800X 8-Core CPU and an NVIDIA RTX 3090 GPU demonstrates that with simple pragmas APPy is able to generate more efficient GPU code and achieves significant geometric mean speedup relative to CuPy (30× on average), and to three state-of-the-art Python compilers, Numba (8.3× on average), DaCe-GPU (3.1× on average) and JAX-GPU (18.8× on average).


Keywords: GPUs, Python, compilers, programming model, code generation

1 Introduction

Python has gained increasing popularity due to its concise and flexible language features and a rich ecosystem for various application domains, such as computational science, data science and machine learning. Programs in such domains naturally exhibit abundant data parallelism, making them amenable for GPU acceleration. Two common approaches to accelerate Python programs on the GPU are 1) create a custom native GPU kernel, and import it as a function that can be called from Python; 2) use libraries such as CuPy which provides predefined GPU-implementation-backed tensor operators. The first approach is very flexible, but programming the GPU is notoriously difficult [4, 14, 17], due to the inherent difficulty of parallel programming and the complex hierarchy of modern GPU’s hardware parallelism and memory systems.

In this work, we present APPy: Annotated Parallelism for Python, a Python-embedded parallel programming model and JIT compiler that allows users to express their parallel program using loops, or tensor expressions or a mix of both, with annotated directives. Compared to existing GPU programming models, APPy has two distinct advantages:

• In APPy, the user writes sequential loops targeting at an abstract shared-memory multi-vector processor machine that exposes two layers of parallelism: synchronized vector processing (vectorization), and asynchronous multi-threading (parallelization). Users can
Listing 1. A kernel from the K-Means algorithm that groups rows from a matrix according to the label of each row. Such a kernel involves indirect memory access, and the same pattern cannot be expressed solely with tensor operators.

```python
def group_by_sum(X, labels, centroids, M, N):
    for i in range(M):
        label = labels[i]
        centroids[label, :N] += X[i, :N]
```

Listing 2. Parallelized version of Listing 1. This implementation utilizes both loops (line 4-7) and tensor expressions (line 7). Besides parallelizing the for loop, the compiler also recognizes line 7 as a tensor expression, and will generate a loop automatically for it with auto-vectorization. Directive #pragma atomic indicates parallel reduction.

```python
@appy.jit(auto_simd=True)
def group_by_sum(X, labels, centroids, M, N):
    #pragma parallel for
    for i in range(M):
        label = labels[i]
        #pragma atomic
        centroids[label, :N] += X[i, :N]
```

2 Abstract Machine Model

In APPy, parallelism is specified against an abstract machine: a multi-vector processor. Such a system consists of one or more vector architecture processors [10] where each processor is able to process either a scalar or a vector of data in vector registers in a SIMD style, as illustrated in Fig. 1. The maximum vector length is represented by a built-in variable appy.MVL, and all vector operations must be of equal or smaller length. One can apply lane-wise operations to a vector register, such as basic mathematical unary and binary operations, and cross-lane operations such as reductions. It also provides an appy.where(condition, x, y) instruction to select values from two vectors based on a condition. Besides the SIMD-level parallelism, the system consists of multiple such vector processors and is capable of executing multiple vector instruction streams concurrently in a MIMD style. The processors may communicate via shared memory, e.g. updating a memory location atomically. In the paper, we refer to the SIMD level parallelism as *vectorization* and the MIMD level parallelism as *parallelization*. Maximum parallelism is achieved when both parallelization and vectorization are utilized.

Programming for the abstract machine model simplifies programming the GPU (the complex hierarchy of parallelism in modern GPUs is hidden), and makes the program portable for execution on any current or future hardware that fits with the abstract model. In addition, compiling both loops and tensor expressions makes APPy general enough to cover a diverse spectrum of scientific programs and maintain high productivity at the same time. Listing 2 shows the APPy parallelized version of kernel group_by_sum, shown in Listing 1.

In summary, we present the design of a loop-oriented programming model targeting an abstract multi-vector processor machine (section 3), as well as a tensor-oriented programming model (section 4) with array expressions. We then present an implementation of APPy and its code generation algorithms (section 5). Finally, we evaluate the performance of APPy on 20 scientific kernels (section 6), and show that by adding simple pragmas users can get significant performance improvement with APPy for scientific Python programs on the GPU, compared to other state-of-the-art programming tools and compilers.
3 Loop-Oriented Programming Interface

3.1 Parallelization

A loop can be parallelized by being annotated with `#pragma parallel for`, where the end of the loop acts as a synchronization point. A vector addition example is shown in Listing 3. Each loop iteration is said to be assigned to a worker, and the number of workers launched is always equal to the number of loop iterations, unless directive `#pragma sequential` for is used, which launches only one worker that executes all iterations sequentially, e.g. due to loop-carried dependences. Each worker is scheduled to a single abstract processor, and executes its instructions sequentially. A parallel for-loop must be a for-range loop, and the number of loop iterations must be known at kernel launch time, i.e. no dynamic parallelism.

Tensors within the parallel region must already be a GPU tensor (data reside in the GPU memory), e.g. created using `cupy/torch/jax` with data on the device. Such libraries also provide APIs to create a GPU tensor from a NumPy array.

```
@appy.jit
def vector_add(A, B, C, N):
    #pragma parallel for
    for i in range(N):
        C[i] = A[i] + B[i]
```

Listing 3. Parallelize a for loop with APPy via `#pragma parallel for`. “#pragma ...” is a regular comment in Python, but will be parsed and treated as a directive by APPy.

3.2 Vectorization

Although `#pragma parallel for` parallelizes a loop, maximum parallelism is achieved when the loop body is also vectorized, when applicable. APPy provides three ways to achieve vectorization: 1) use tensor/array expressions (compiler generates a loop automatically, with more details in section 4); 2) annotate a loop with the `#pragma simd` directive, which divides the loop into smaller chunks, and assigns each chunk to a worker; 3) manually strip-mine a loop and operate on vectors of size `appy.MVL` or smaller. The last approach is considered “assembly-level programming” of the abstract machine, while the first two approaches rely on the compiler to generate “assembly code” (strip-mined loops). To handle arbitrary sized input, APPy provides a convenient built-in function `appy.vidx(i, step, bound=N)` to create a vector of indices that start from `i` and are bounded by `N`, with maximum length step.

Listing 4 shows the APPy implementations of vector addition and sparse matrix vector multiplication (SpMV) using `parallel for` and `#pragma simd` directive combined to achieve maximum parallelism. As with the `parallel for` directive, the `#pragma simd` directive relies on the programmer to check for dependences and guarantee correctness.

```
@appy.jit
def vector_add(A, B, C, N):
    #pragma parallel for simd
    for i in range(N):
        C[i] = A[i] + B[i]

@appy.jit
def spmv(A_row, A_col, A_val, x, y, N):
    #pragma parallel for
    for i in range(N - 1):
        y[i] = 0.0
    #pragma simd
    for j in range(A_row[i], A_row[i+1]):
        col = A_col[j]
        y[i] += A_val[j] * x[col]
```

Listing 4. Best performance practice is to utilize both parallelization (via `parallel for`) and vectorization (via `#pragma simd`).

3.3 Data Sharing

APPy does not require the programmer to manually specify whether each variable is private or shared. Instead, it enforces syntactical difference between array and non-array variables, and use simple rules to infer the scope of the variables. Array variables are always followed by a square bracket, such as `A[vi]`, and the rest are non-array variables\(^1\). Array variables inside the parallel region are always considered shared (and their data reside in the global memory of the GPU). Non-array variables defined within the parallel region are considered private to each worker. Read-Only non-array variables are shared. APPy prohibits multiple reaching definitions from both inside and outside the parallel region of a non-array variable, which prevents writing into a shared non-array variable. To achieve such effects, the idiom is make the variable an array of size 1 (thus it has a global scope). An example is parallel reduction into a scalar, as shown in Listing 5.

3.4 Synchronization

The only synchronization across workers (loop iterations) supported is atomically updating a memory location. This can be achieved by either annotating a statement with compiler directive `#pragma atomic` or by using “assembly-level” programming of the abstract machine via built-in instruction `appy.atomic_<op>`. Note that within a worker, no synchronization is necessary even if it works on multiple elements.

\(^1\) These non-array variables act like vector registers in vector architecture, so they are not called ”scalars”.
Listing 5. Parallel reduction idiom in APPy. The reduction variable is an array of size 1. Directive `#pragma atomic` divides the loop into smaller chunks. Each worker gets one chunk, and performs local reduction (SIMD capability is utilized). Finally each worker performs an atomic update to the final sum.

4 Tensor-Oriented Programming Interface

In addition to loops, APPy also allows users to use tensor/array expressions and the tensors can have arbitrary size. This often results in more natural and succinct program compared to the loop oriented version. Listing 6 shows a generic implementation of the softmax activation function [8], a fundamental building block of machine learning, using loops only and loops combined with tensor expressions respectively. As can be seen, to perform a `max` or a `sum` reduction on a row, the generic model must create a loop that works on a limited amount of elements at a time. In contrast, the tensor-oriented model allows the user to directly work with tensors of arbitrary size and dimensions, where the compiler automatically converts the tensor expressions into explicit loops. To disambiguate, we use the term "tensor/array assignment" to refer to operations performed on tensors of arbitrary size (as a high-level programming notation), and use the term "vector statement" to refer to operations that can be directly executed by the abstract machine model, i.e. the size of the vector is up to maximum vector length of the machine.

The tensor-oriented model works by programming in and annotating tensor expressions. However the tensor expression must be expressed in sliced index notation before it can be annotated.

4.1 Sliced Index Notation

We introduce sliced index notation as a form of tensor expression that simplifies compiler transformations while maintaining legitimacy as Python/NumPy syntax (no domain-specific language is used). In sliced index notation, each dimension of every tensor must be expressed as a slice with at least the upper bound explicitly specified. This notation draws inspiration from the Einstein summation convention [23], extended to support operations beyond multiplication and addition. Here are some examples:

- Row-wise summation: `B[:M] = sum(A[:M, :N], axis=1)`
- Transpose: `B[:M, :N] = transpose(A[:N, :M])`

Listing 6. Two equivalent implementations of generic softmax using loops only and loops combined with tensor expressions respectively. The APPy compiler automatically converts tensor expressions into explicit loops with vectorization.


The sliced index notation requires the user to define a variable (referred to as a `dimension variable`) for each unique dimension within the expression, e.g. M and N. The expression is then rewritten to utilize slicings, such as `"M"` to represent dimensions in every tensor. A scalar dimension can be denoted by a scalar index. It’s crucial to note that distinct dimensions must be represented using different variables, even if their runtime values are identical, as in the case of a square matrix. Furthermore, tensor assignments can reference different slices of the same dimension, provided that the lengths of the slices are consistent, e.g. in stencil computations.

The tensor-oriented model supports only three classes of tensor operations: element-wise (both unary and binary), broadcast, and reduction operations (all examples above belong to these categories). Operations that don’t belong to these categories, such as sorting, squeezing (removing zeros and compacting), matrix inversion etc are not supported.

4.2 Tensor-Oriented Pragmas

A tensor expression in sliced index notation can be annotated. The annotation process goes by enumerating every distinct dimension slice in the expression, and optionally specifying a
list of properties for it². The syntax is \{slice\}=>\{properties\}, and the following properties are currently supported (multiple properties are comma-separated):

- parallel: the dimension can be parallelized, i.e. translated to a parallel for loop. The default value is False.
- simd: the dimension can be executed in a SIMD fashion. The default value is False.
- reduction/reduce: the dimension is reduced. The default value is False.
- le(constant): indicate the dimension is less or equal than a small constant, which may enable more optimizations, such as caching a small tensor in registers.

The tensor oriented model also comes with a new compiler option auto_simd, which automatically adds a simd property to the last dimension. This transformation is always legal due to the vectorized semantics of tensor expressions.

Listing 7 shows example pragmas used for gesummv and jacobi_2d from polybench. Note that the order in which the slices appear in the pragma (from left to right) determines the loop order of the generated nested loop. For instance, annotation 1:M-1=>parallel 1:N-1=>parallel would imply that 1:M-1 corresponds to the outer loop and 1:N-1 corresponds to the inner loop.

```python
# Listing 7. Annotated version of gesummv and jacobi_2d, a linear algebra kernel and a stencil kernel from polybench. Within each tensor assignment statement, operator fusion will be performed automatically during code generation to improve locality.
```

5 Implementation Overview

The APPy compiler first performs a sequence of high-level analysis and transformations that rewrite the input program to “assembly-level” APPy code targeting the abstract multithreaded application, where the program loads and processes data in strip-mined loops and “vector registers”. Then it compiles this “assembly code” to actual GPU code that can run on the GPU. Specifically, APPy generates a Triton kernel [24] and its corresponding host code for each top-level parallel for-loop. The overall compilation flow is described in Alg. 1.

```
Algorithm 1 Top-level compilation process. func is the function object to be compiled. A new function is returned.
```

5.1 High-Level APPy To “Assembly” APPy Transformation

In the interest of brevity, we highlight a few key transformations in this section using code examples.

5.1.1 Creating Temporary Arrays. In a tensor assignment, if the tensor to be stored also appears on the right hand side with non-identical slices, APPy creates a new temporary array and splits the original statement into two assignments, where the computed values are first stored in a temporary array (first assignment) and then stored in the final destination (second assignment) to ensure the correctness when generating a loop from the tensor expression.

```
Listing 7 shows the result of the transformation from 2a.
```

5.1.2 Inserting Synchronizations. APPy maps each vector statement to a thread block for flexibility and performance consideration. However, a thread block does not naturally have a vectorized execution semantic and may contain threads/warps that execute asynchronously. Therefore, APPy inserts synchronization statement after certain memory operations to ensure the sequential execution of the vector statements.

When inserting synchronizations, APPy performs an optimization specific to its programming model: synchronizations

²When the statement has only one dimension, the annotation can be skipped if all properties have their default values.
5.1.3 Lowering Tensor Assignments To Loops. A tensor assignment statement is converted to a loop nest by the compiler. An index variable and a loop is created for each unique dimension, and the slicings in the original statement are replaced by these new index variables. The depth of the loop nest equals the number of unique dimensions in the tensor assignment, with the original statement placed in the innermost loop. Listing 2d shows the transformation from 2c.

5.1.4 Reduction-Bounded Operator Fusion. When converting a tensor expression into loops, the compiler automatically performs what we call reduction-bounded operator fusion. This type of fusion fuses a sequence of element-wise operators and stops when a reduction operator is encountered, which creates a fusion boundary. The reduction operator itself will be the last operator in this fusible group. Listing 8 shows the compiler-generated code for a generic matrix vector multiplication with operator fusion.
Figure 3. Reduction-Bounded fusion illustration. Vertically, workers (denoted by different colors) can work on their own data elements concurrently, and horizontally a sequence of operations (such as op1 and op2) can be fused, until a reduction operation like op2 is encountered, which ends a fusible group (itself included) and demands thread synchronizations (the dotted line).

Figure 3 also implies that when a worker is mapped to asynchronously executing hardware threads, the threads can work on their data elements concurrently, and only need to synchronize when a reduction operator is encountered.

5.2 Triton Background
After all the passes in the high-level transformation phase are performed, the code is now at “assembly” level and is ready to be lowered to the backend code. In our implementation we choose to generate Triton code instead of CUDA or OpenCL code because its programming model matches well with our abstract machine model, and simplifies our implementation. Nonetheless it’s totally possible to generate CUDA or OpenCL from APPy.

First, we provide a brief introduction to the Triton language and compiler before getting into generating Triton code. Triton [24] is a GPU programming language and compiler that aims to make GPU programming more productive than CUDA. Based on Python, Triton provides a single-program-multiple-data (SPMD) programming interface, where the user specifies the behavior for a thread block as a whole, instead of individual threads, and the Triton compiler automatically distributes work across threads and generates SIMT-style code from it. This paradigm simplifies thread-block scope collective operations such as reduction, where the programmer just makes a high-level API call. Listing 9 illustrates a Triton kernel that performs a dot product of two vectors. The function kernel is the launch function that specifies the block size and grid size, and invokes _kernel (lines 15-16). Function _kernel is the Triton GPU kernel decorated with triton.jit, which the Triton compiler will JIT-compile to native code on the target machine, e.g. PTX code for NVIDIA hardware. Within the kernel, tl.load loads a block of data from global memory to registers that will be processed by the thread block. The block size BN is user-determined. Line 10 performs a local dot product (data are in registers) to get the partial results, and line 11 performs a global reduction via tl.atomic_add. It’s worth noting that Triton (at present) still requires the programmer to insert thread synchronizations\(^*\) if two statements might have cross-thread data dependencies.

```python
import triton
import triton.language as tl

@triton.jit
def _kernel(a, b, c, N, BN: tl.constexpr):
    i = tl.program_id(0) * BN
    offsets = i % tl.arange(BN)
    a_block = tl.load(a + offsets, mask=offsets<N)
    b_block = tl.load(b + offsets, mask=offsets<N)
    c_val = tl.sum(a_block * b_block)
    tl.atomic_add(c, c_val)

def kernel(a, b, c, N):
    BN = 512  # User-determined data block size
    grid = (N + BN - 1) // BN
    _kernel[grid](a, b, c, N, BN)
```

Listing 9. A Triton kernel that performs a dot product of vector a and b. The result is stored in c. _kernel is the Triton GPU kernel, launched at line 16.

5.3 “Assembly” APPy to Triton Code Generation
When generating the backend code, for each top-level parallel for-loop, a Triton kernel function is generated, together with its corresponding host code. The parallel for-loop can be a nested parallel loop, in which case a multi-dimensional thread block will be launched. The host code part includes creating an N-dimensional grid, where “N” is the nesting level of #pragma parallel for, and launching the kernel by passing the actual arguments, including the block size (appy.MVL), which is automatically determined by APPy given a hardware platform and a kernel. For our implementation and evaluation on an NVIDIA GPU, APPy’s backend code includes some auto-tuning code that automatically selects the best appy.MVL value (that lead to the best runtime) from 4 possible options, 128, 256, 512 and 1024, for all applicable kernels. The best block size is cached for later invocations of the kernel. To generate a device function, an empty function decorated with @triton.jit is first created. The code generator first inserts the program_id statements into the function body, and then it traverses the loop body of the loop being compiled, converts the statements into corresponding Triton statements, and insert these Triton statements into

\(^*\)Analogous to _syncthreads() in CUDA.
the kernel function body. This includes converting array indexings into Triton load and store statements etc.

6 Performance Evaluation

We compare APPy’s performance with five other popular frameworks: NumPy (CPU baseline), Numba (CPU compiler) [13], CuPy (GPU baseline) [16], JAX-GPU (GPU compiler) [6] and DaCe-GPU (GPU compiler) [26]. We evaluate the performance of APPy using 20 kernels from the NPBench benchmarking framework [25]. Specifically, our evaluation encompasses all benchmarks in NPBench that are under 40 lines of code, have parallelism present, do not use any data types/functions unsupported by APPy, and pass the validation test, which resulted in a set of 20 kernels.

NPBench comprises a set of NumPy code samples representing a wide variety of HPC applications and includes benchmarking tools to compare the performance of different NumPy-accelerating compilers (e.g. Numba etc). For each application, NPBench has a baseline NumPy implementation written in idiomatic Python/NumPy, which may use explicit loops, tensor operators, or both. Additionally, it includes implementations derived from the NumPy version using various compiler frameworks. As of now, it already includes compiler frameworks such as Numba and DaCe [26] (with both CPU and GPU backends), and we added APPy and JAX as additional frameworks.

6.1 Code Adaptation

Table 1 uses source lines of code (SLOC) as a metric to measure how much code adaptation is required for each framework. The SLOC count is obtained using the pygount tool. The code adaptation process for each framework is then summarized in the following sections.

6.1.1 Code Adaptation for APPy. The APPy versions of these kernels are derived from the baseline NumPy version with three modifications in most cases: 1) the tensor expressions are updated to use sliced index notation (e.g. A[ : ] + B[ : ] becomes A[:N] + B[:N]); 2) each parallel loop and tensor expression is annotated with pragmas, and the else clause (small tensor optimizations) is used when applicable; 3) the kernel function is decorated with @appy.jit. We do not annotate matmul operators used in the kernels and delegate them to library implementations.

For three kernels (softmax, spmv and azimint_naive), we also rewrite some tensor operators using loops due to limitations of our tensor-oriented model (e.g. multiple reduction operators will not be fused with our current operator fusion approach but a loop-based implementation would fuse them). Additionally, reduction sub-expressions are extracted out to form separate statements due to current implementation limitations, which caused a slight increase in additional lines of code for benchmarks such as gesummv and cholesky in table 1.

6.1.2 Code Adaptation for JAX. Due to the language design constraints of JAX, creating the JAX versions of the kernels requires more significant changes to the original NumPy versions compared to other frameworks. These changes arise from three major JAX restrictions: 1) in-place array updates must use the at idiom; 2) control flows, such as for loops, must be rewritten to structured forms using jax.lax.fori_loop. Otherwise, the compilation would take too long (e.g., hours for large loops) because JAX unrolls Python loops by default; 3) array slices with dynamic sizes are not supported. When creating the JAX versions of the kernels, we attempt to convert as many Python loops as possible to JAX structured loops and rewrite array slices with dynamic sizes using where if the slice size depends on the loop index variable.

6.1.3 Code Adaptation for Other Frameworks. Code adaptation for CuPy is the most straightforward, as it serves as an almost seamless drop-in replacement for NumPy. Py. The only necessary change is to replace import numpy as np with import cupy as np. For Numba, two changes are required: 1) the kernel function should be decorated with @numba.jit; 2) if a loop can be parallelized, modify it to use numba.prange instead of range. Similar to Numba, DaCe kernels are also decorated with @dace.program for JIT compilation. Additionally, DaCe mandates that function arguments be type-annotated, including their shapes, which must be either integer constants or symbols, e.g. dace.float64[N, M]. These shape variables are defined similarly to APPy dimension variables. Notably, DaCe will automatically discover for loops that can be parallelized.

6.2 Performance Results

We evaluate the performance using the NPBench’s benchmarking functionality, with the same input sizes as in the NPBench paper [25], such that each benchmark is run for approximately 1 second. By default, NPBench runs each benchmark 10 times and reports the median runtime. The test machine used for results presented in this subsection is a Ryzen 7 5800X 8-Core CPU and a RTX 3090 GPU. The operating system is Ubuntu 18.04.6 LTS and the CUDA version is 12.1. We use CPython version 3.9.16 as part of an Anaconda 3 environment. The NumPy version is 1.26.2, Numba version is 0.58.1, CuPy version is 12.2.0, JAX version is 0.4.23, DaCe version is 0.14.4 and Triton version is 2.1.0 (installed via torch 2.1.2).

Fig. 4 shows the performance results. The NumPy column on the right shows the absolute execution time, while the columns for the other frameworks show their speedup (up arrow) or slowdown (down arrow) relative to NumPy. On average (using geometric means), APPy achieves 3.1× speedup over DaCe-GPU (up to 11×), 18.8× speedup over JAX (with

---

3 One exception is that kernel gemver is run only 8 times with JAX due to an out-of-memory error when attempting to run it 10 times.

4 Additional results using different hardware are provided in section 6.3.
Benchmark | Contains Loops | Contains Tensor Expressions | APPy | DaCe | JAX | CuPy | Numba | NumPy
---|---|---|---|---|---|---|---|---
azimnaiv | Yes (P) | Yes | +8 | +8 | +3 | +0 | +2 | 11
cholesky | Yes | Yes | +7 | +3 | +7 | +0 | +2 | 10
covariance | Yes (P) | Yes | +7 | +4 | +8 | +0 | +2 | 8
fkd_2d | Yes | Yes | +5 | +4 | +1 | +0 | +2 | 9
floydwarshall | Yes | Yes | +3 | +3 | +5 | +0 | +3 | 5
gemm | No | Yes | +4 | +4 | +1 | +0 | +2 | 4
gemver | No | Yes | +7 | +6 | +2 | +0 | +2 | 6
gesummv | No | Yes | +10 | +4 | +1 | +0 | +2 | 3
go_fast | Yes (P) | No | +4 | +3 | +1 | +0 | +2 | 6
gramschmidt | Yes (P) | Yes | +5 | +3 | +15 | +0 | +2 | 12
hdiff | No | Yes | +8 | +3 | +2 | +0 | +2 | 22
heat_3d | Yes | Yes | +4 | +3 | +1 | +0 | +2 | 18
jacobi_2d | Yes | Yes | +4 | +3 | +1 | +0 | +2 | 8
softmax | No | Yes | +11 | +9 | +2 | +0 | +5 | 6
spmv | Yes (P) | Yes | +7 | +8 | +9 | +0 | +2 | 8
symm | Yes (P) | Yes | +5 | +3 | +16 | +0 | +1 | 10
syr2k | Yes (P) | Yes | +6 | +4 | +4 | +0 | +2 | 8
syrk | Yes (P) | Yes | +6 | +4 | +4 | +0 | +2 | 7
trisolv | Yes | Yes | +5 | +3 | +5 | +0 | +2 | 5
trmm | Yes (P) | Yes | +5 | +3 | +12 | +0 | +2 | 7

Table 1. Measure the amount of code adaptation using source lines of code (SLOC) as a metric. The column labeled "Contains Loops" indicates whether the benchmark contains explicit loops in its NumPy reference implementation, and "(P)" denotes that at least one loop is parallelizable. The column "Contains Tensor Expressions" indicates whether the NumPy reference implementation employs any (non-scalar) tensor expressions. The "NumPy" column displays the number of lines of code for the benchmark, while all other columns indicate their additional SLOC relative to the NumPy version. Note that pragma lines are included in the SLOC count for APPy.

JIT) and 30× speedup over CuPy. Comparing to the CPU frameworks, APPy achieves 30× speedup over NumPy, and 8.3× speedup over Numba.

6.2.1 Comparison with DaCe-GPU. Upon inspecting the generated CUDA code from DaCe, we identified two potential inefficiencies: 1) a sequential loop is generated when writing to an array slice, for instance, C[1,:i+1] = ...; 2) parallel reduction is not supported, which is utilized in the kernels go_fast and azimint_naive. APPy, with appropriate annotations, effectively parallels both cases. For a subset of benchmarks exclusively using operators, such as gesummv, floydwarshall, and gemver, DaCe is also slower than APPy. This difference may be due to the fact that APPy is more effective in fusing these operator patterns. Moreover, in benchmarks like softmax and cholesky, their APPy implementations benefit from the le pragma, leveraging prior knowledge of small dimensions to enhance data locality. On the other hand, DaCe and APPy exhibit comparable performance for stencil kernels, including jacobi_2d, heat_3d, and hdiff.

6.2.2 Comparison with JAX-GPU. JAX is significantly slower compared to APPy or DaCe for kernels written with explicit loops that can be parallelized, such as covariance, npgoftast, spmv, symm, and syrk, among others. In JAX, a fori_loop is compiled but not parallelized, even if it is parallelizable. For a number of benchmarks written solely using operators, JAX is even slower than CuPy, despite the fact that it compiles and fuses operators. This could be due to sub-optimal code generation of the fused operators in JAX. In the case of spmv, JAX is > 100× slower than the NumPy baseline because the original NumPy reference implementation uses arrays of dynamic shapes (depending on the row), which has to be rewritten to an implementation using where operators in JAX since dynamic shapes are not supported by JAX. Further, the where based implementation has to load the entire data and column arrays in every iteration and then select only a few elements. This approach is highly inefficient and fails to leverage the advantages of sparse representations. However, JAX demonstrates significant performance improvement over all other frameworks for azimnaiv. This could be attributed to the fact
azimnaiv presents additional optimization opportunities when the outer loop is unrolled\(^7\), for instance, allowing for the saving of re-computation of a sub-expression.

6.2.3 Comparison with CuPy. The CuPy versions of the kernels often still require explicit loops, which executes sequentially in the Python interpreter, while with APPy such loops are parallelized when possible. One might wonder why CuPy is even slower than NumPy, which has identical code but uses CPU-based implementations instead of GPU-based implementations. This is because each loop iteration typically processes relatively small sized data in our input setting. Due to the small data size, processing them on the CPU isn’t necessarily slower than on the GPU. When the program can be entirely expressed using tensor operators, such as in case of gemm, gemver, gesummv, and softmax, CuPy typically achieves significant speedup over NumPy.

6.2.4 Comparison with NumPy and Numba. GPUs are known to be more efficient than CPUs when it comes to data parallelism. NumPy runs the code sequentially in the Python interpreter, although each operator is backed by an optimized native code implementation. Still it’s limited by the sequential execution and the interpreter overhead. Compared to NumPy, Numba applies Python-to-native-code compilation, automatic optimizations and parallelization (with `prange`), but it parallelizes the code only on the CPU. In contrast, APPy compiles the kernel to native GPU execution.

However, we note that for `trisolv`, APPy is significantly slower than NumPy (3.1× slower) and Numba. In fact, all the frameworks employ the same parallelization strategy for `trisolv`, i.e. the outer loop is sequentialized, and the loop body contains a dot product that exhibits parallelism and gets parallelized. In case of APPy, the outer loop is annotated with `#pragma sequential` for to ensure that only one worker thread is launched. This limited parallelism within one worker thread could be one of the reasons why APPy is 3.1× slower than NumPy baseline for `trisolv`.

6.3 Additional Performance Results

For completeness, we performed an additional performance evaluation on a different machine consisting of an AMD EYPC 7502 32-Core CPU and an NVIDIA A100-PCIE-40GB GPU. The package versions and benchmarking methodologies are identical with the previous evaluation reported in Section 6.2. Dace-GPU is excluded from this additional evaluation due to compilation errors on this platform. There is also one data point missing for Numba due to a runtime error that was encountered in that case.

Fig. 5 shows the performance results. In general, the relative speedup of the GPU frameworks over the CPU frameworks roughly doubles compared to the results in Fig. 4. Notably, JAX has improved performance over APPy for Floydwar, ftd2, and heat3d. This could be due to the fact that JAX’s code generation is better optimized for the A100 hardware, compared to RTX 3090. However, the general performance trends are still similar to that of Fig. 4. On average APPy achieves 18.8× speedup over JAX (with JIT) and 34.6× speedup over CuPy. Comparing to the CPU frameworks, APPy achieves 65.7× speedup over NumPy, and 16.8× speedup over Numba.
## 7 Related Work

### 7.1 SIMT/SPMD-Based GPU Programming

General purpose GPU programming can be classified into 1) explicit parallel programming and 2) compiler directive-based programming. The former traditionally employs an extended version of C/C++ language that enables expressing parallelism in the style of single program multiple data (SPMD), and two prominent programming languages are CUDA [14] for NVIDIA hardware and OpenCL [22] which is more portable and widely supported among vendors. Combined with hardware-managed SIMD execution, this programming paradigm is referred to as single instruction multiple thread (SIMT) [14], where the same piece of user code is executed by multiple threads in parallel and threads within a thread block can communicate via on-chip shared memory. SPMD combined with hardware SIMD enables highly flexible programming interface and high performance at the same time, but this low-level GPU programming is inherently challenging, due to the complexity of managing thread synchronization and memory hierarchy optimization.

Numba [13] supports GPU programming by directly exposing the parallel execution model of the hardware in a way similar to CUDA-C and OpenCL, which still requires explicit parallel programming, although embedded in Python. Triton [24] language and compiler is a more recent effort in the realm of general purpose GPU programming. Its goal is to provide a simplified programming interface compared to CUDA or OpenCL, by letting the compiler automatically manages intra-block thread scheduling, memory coalescing and shared memory management. However, Triton still requires the programmer to manually partition the computation onto different program instances, selecting block sizes and launching the GPU kernels. In addition, optimizations such as operator fusion are still manual.

None of these approaches parallelize a sequential Python loop directly and support array/tensor operations as APPy does.

### 7.2 Directive-Based GPU Programming

Two popular directive-based programming models for GPUs are OpenMP [3] and OpenACC [21], which are based on C/C++/Fortran. OpenMP originally only targets at multicore CPUs, but has introduced new pragmas to target at GPUs since OpenMP 4 while OpenACC was originally designed for GPUs but has support for CPUs as well. They simplify the programming effort compared to CUDA and OpenCL by allowing annotating sequential loops with pragmas and the compiler generates the final parallel code. However, they still directly expose GPU’s complex hierarchy of parallelism, and as a result, one has to grasp the GPU hardware execution model and use a complex set of directives to achieve maximum parallelism. [19] proposes a unified SIMD primitive.

---

**Figure 5.** Additional performance results on the same set of benchmarks as Fig. 4 but using a different server with an AMD EPYC 7502 32-Core CPU and an NVIDIA A100-PCIE-40GB GPU. All frameworks show their speedup relative to NumPy, except NumPy itself shows its absolute execution time in seconds. Up arrows indicate performance improvement, and down arrows indicate performance slowdown.
coupled with the Kokkos ecosystem that allows intrinsic-based vectorization on CPUs and GPUs. A feature called logical vector length (LVL) is also proposed to write code without considering underlying physical vector length. This is similar to the maximal vector length (MVL) in APPy. But the SIMD primitive in [19] is still built upon Kokkos’ existing complex parallel programming concepts and requires the programmer to manage teams, threads, etc. In contrast, APPy’s directives are much higher level and let the programmer write just regular sequential code.

7.3 Library-Based GPU Acceleration

CuPy [16] is a NumPy/SciPy-compatible array library for GPU-accelerated computing with Python. Its interface is highly compatible with NumPy and SciPy and in most cases it can be used as a drop-in replacement. In addition to providing NumPy-compatible operators, CuPy also provides simple interface to quickly write custom element-wise and reduction CUDA kernels. Custom generic CUDA kernels can also be imported using CuPy’s RawKernel1 module, which compiles and wraps CUDA C++ code to a Python function. PyTorch [18], TensorFlow [1] and JAX [6] are among the most popular machine learning frameworks that provide CuPy-like generic tensor computation APIs as well as machine learning building blocks. Legate [2] (cuNumeric) is another framework that aims to provide a distributed and accelerated drop-in replacement for the NumPy. It supports both single node CPU/GPU and transparent distributed acceleration across multi-node machines.

7.4 High-Level Language to GPU Compiler

jit4GPU (implemented under unPython) [7] is an early effort (2010) that just-in-time compiles Python/NumPy code to both CPU code (with OpenMP) and GPU code (AMD hardware-only). It also takes an annotation-based approach and requires the programmer to annotate parallel loops with prange. However, the paper does not document how it performs thread-level parallelization and parallel reduction does not appear supported as well. In terms of memory hierarchy optimization, jit4GPU does not generally perform operation fusion, due to lack of dependence analysis. Loo.py [12] employs a domain-specific language similar to the sliced index notation to express parallel kernels, and also provides schedules to specify code transformations. However it does not provide general programming interface to express more general programs, such as parallel reduction with indirect memory access. ALPyNA [11] proposes an automatic Python loop parallelization approach that splits the compilation and dependence analysis into an ahead-of-time (AOT) stage and a just-in-time (JIT) stage. However, its performance evaluation does not demonstrate consistent performance improvement over Numba (can be even 3× slower than Numba). In addition, it targets at only loops, not tensor expressions. DaCe[26] compiles and parallelizes Python code to both CPU and GPU execution, using a stateful dataflow multiGraphs (SDFG) data-centric intermediate representation, on which automatic or manual transformations can be performed. Parallel loops are either manually specified as dace.map iterator, or automatically inferred by a transformation pass via dependence analysis. However we have observed that certain parallelizable patterns are not parallelized by DaCe which could lead to sub-optimal performance. AutoMPHC [20] proposes an approach to automatic ahead-of-time (AOT) parallelization and optimization of sequential Python programs for execution on distributed heterogeneous platforms, based on extensions to the polyhedral framework that unify user-written loops and tensor operators. However its intra-node parallelization strategy of explicit loops is limited in that an equivalent pre-defined tensor operator must exist in order for the loop to be parallelized, nor can it parallelize loops with indirect memory accesses.

8 Conclusion

In this work, we present APPy, which allows users to parallelize their sequential Python loops and tensor assignments on GPUs using compiler directives. We present the design and implementation of APPy, including code generation and automatic compiler optimizations. We evaluate the performance of APPy using 20 kernels from scientific computing and demonstrate significant speedup over a state-of-the-art library CuPy (30× on average) and three Python compilers Numba (8.3× on average), DaCe-GPU (3.1× on average) and JAX-GPU (18.8× on average).

9 Acknowledgments

This work is partly based upon work supported by the Defense Advanced Research Projects Agency (DARPA) under Agreement Nos. HR0011-17-S-0055 and HR0011-20-9-0020. This work is also partly based upon work supported by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA), through the Advanced Graphical Intelligence Logical Computing Environment (AGILE) research program, under Army Research Office (ARO) contract number W911NF22C0083. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the ODNI, IARPA, or the U.S. Government. We thank the reviewers for their helpful feedback and suggestions to improve the paper. We thank Alexandros Ziogas for using his script when creating the performance results graph, and his help with getting familiar with NPBench and DaCe.
References


A Implementation Details
This section gives more details that are not covered in the implementation overview. Fig. 6 shows the end-to-end workflow using the group-by-sum as an example.

A.1 Algorithm Notation
All of the code generation and analysis algorithms are based on AST tree traversals, so in the pseudocode we often use the term node to represent an AST node. We assume the existence of utility functions that create an APPy object of a given type and accept either strings or AST objects as arguments. These utility functions are named new(Kind), e.g. newCall, newAssign etc. We also assume that an AST object has the associated attributes for its kind. For example any assignment object will have two attributes target and value, to represent the storing target and the value to be stored respectively.

Algorithm 2 Top-level compilation process. func is the function object to be compiled. A new function is returned.

```python
1: function CODEGEN(func)
2:   ast ← getAST(func)
3:   m ← newModule()
4:   ast ← HIGHLEVELTRANSFORM(ast)
5:   for node in depth-first-traversal of ast do
6:       if node is a top-level parallel for-loop then
7:           devFunc ← GENDEVICECODE(node)
8:           hostCode ← GENHOSTCODE(node)
9:           m.body.append(devFunc)
10:          replace node with hostCode
11:       append ast to m, dynamically load module m and return the new function from m.
```

A.2 High-Level APPy To “Assembly” APPy Transformation
Alg. 3 describes the high-level analysis and transformations. The first pass is to transform the AST of the input function to a normalized form, paving the way for downstream analysis and transformations. This includes rewriting += operator into a regular assignment, rewriting range(N) to range(0, N, 1) etc. The next pass is to link user annotated pragmas with the corresponding statement or loop, such that later passes can check if a loop/statement is annotated, e.g. parallel or simd etc. Line 14 inserts synchronization statements to guarantee a worker executes its code sequentially even when mapped to multiple asynchronous threads, and is described in more detail in section A.3. Line 11 guarantees correct code generation for array assignments such as A[1:N] = A[0:N-1], by splitting the assignment, first storing to a temporary array, and then store to A[1:N] in another statement.

Line 17 converts loops with the simd directive to a strip-mined form, as shown in Alg. 6; and line 19 converts tensor expressions into strip-mined loops and is covered in detail in section A.4. Each of these steps has a time complexity of O(V) where V is the number of nodes in the AST. After this sequence of high level transformations, the code is now ready to be converted to Triton code.

Algorithm 3 High-Level transformations performed to the input APPy function. The resulting function is a “assembly APPy” code.

```python
1: function HIGHLEVELTRANSFORM(ast)
2:   ast ← NORMALIZE(ast)
3:   pragma ← None
4:   for node in depth-first-traversal of ast do
5:       if node is a pragma comment then
6:           pragma ← node.value
7:       else
8:           if pragma ≠ None then
9:               nodePragma ← pragma
10:            pragma ← None
12:            CREATETEMPARRAY(ast)
13:       for node in depth-first-traversal of ast do
14:           if node is a parallel for loop then
15:               INSERTSYNC(node)
16:           for node in depth-first-traversal of ast do
17:              if node is a for-loop annotated with simd then
18:                  CONVERTSIMDLOOP(node)
19:              if node is a tensor expression assignment then
20:                 CONVERTTENSORASSIGN(node)
21:         return ast
```

A.3 Parallelize A Worker
A vector statement is executed by a worker in a vectorized fashion in lockstep. There are multiple possible approaches
to implement a worker on an actual hardware like a GPU. The first approach is to map a worker to a single hardware SIMD execution unit, e.g., a warp (or wavefront). The synchronized execution of a warp naturally maps to the vectorized execution of tensor expressions. However, a warp typically has limited parallelism (lanes), e.g., 32 and 64. These SIMD units are not designed to have very long lanes to achieve efficiency when there are branch divergences. The downside of mapping a worker to a warp is that synchronization is limited to warp scope, which could in turn limit parallelism, e.g., for parallel reductions. A more flexible approach is to map a worker to a thread block, which support larger synchronization scope by allowing inter-warp communication. However, this flexibility comes with its own complexity: different warps may execute asynchronously, which may violate the vectorized semantics. An easy solution is to insert synchronization barrier after each original APPy statement that involves a memory read or write, to enforce synchronization directive.

Algorithm 5 Algorithm to allocate temporary arrays for array assignments that may have data dependences.

```python
@appyjit(auto_simd=True)
def group_by_sum(data, ls, cs, M, N):
    @pragma parallel for
    for i in range(M):
        l = ls[i]
        #pragma atomic
        cs[i, :, ] += data[i, :, ]
```

(a) Original input program.

```python
@appyjit(auto_simd=True)
def group_by_sum(data, ls, cs, M, N):
    @pragma parallel for
    for i in range(M, 1):
        l = ls[i]
        for var in range(0, N, MVL):
            var1 = vidx(var, MVL, N)
        #pragma atomic
        cs[i, var1] += data[i, var1]
```

(b) After lowering to "assembly" APPy: The tensor/array assignment is converted to a strip-mined loop.

Figure 6. Compilation workflow using group-by-sum as an example. Section A.2-A.4 and A.5 cover the transformations from (6a) to (6b), and from (6b) to (6c), respectively.

Algorithm 6 Code generation algorithm to handle simd directive.

```python
import triton
import triton.language as tl
@triton.jit
def _kernel(data, ls, cs, M, N, data_stride, 
    ls_stride, cs_stride, MVL: tl.constexpr):
    i = tl.program_id(0)
    l = tl.load(ls, i)
    for var in range(0, N, MVL):
        var1 = vidx(var, MVL, N)
    #pragma atomic
    tl.atomic_add(cs + l * cs_stride + var1, 
        tl.load(data + i * data_stride + var1, 
            mask=var1 < N), 
        mask=var1 < N), 
```

(c) The original parallel for-loop is replaced by the generated host code, and a Triton kernel function _kernel.
have completed before future memory loads or stores are executed. Therefore the vectorized execution semantics are preserved. In addition, we can apply a simple optimization: if the array being stored is never used in any other statements, the synchronizations before and after it can be skipped, since this write cannot possibly have data dependencies with other reads, since APPy disallows pointer aliasing.

A.4 Lowering Tensor Assignments To Loops

Alg. 7 shows the code generation algorithm to generate a loop from a tensor assignment. An index variable and a loop is created for each unique dimension, and the slicings in the original statement is replaced by these new index variables. The depth of the loop nest equals the number of unique dimensions in the tensor assignment, with the original statement sits in the innermost loop. During the code generation process, a form of operator fusion, which we call reduction-bounded operator fusion is automatically performed, as described in more detail in section 5.1.4. Another optimization is that thread synchronization is not necessary within loops generated from tensor assignments. This optimization is reflected in Alg. 3 that insertSync is performed before convertTensorAssign.

Algorithm 7 Generate a loop nest from a tensor assignment.

```
1: function convertTensorAssign(node)
2:   m ← newModule()
3:   p ← m
4:   slice2var ← new map
   ▶ Generate the loop nest structure
5:   for dim in getSlicings(node.pragma) do
6:     loop ← genOneLoop(dim)
7:     p.body.append(loop)
8:   ▶ loop is new parent
9:   p ← loop
10: ▶ Update the assignment to use new index vars
11:   for child in depth-first-traversal of node do
12:     if child is a slicing then
13:       if child in slice2var then
14:         idx ← slice2var[child]
15:       else
16:         ▶ Deal with shifted index
17:         for s in slice2var.keys() do
18:           ▶ Requires symbolic computation
19:           off ← symbolicSubtract(child, s)
20:           if off is a constant then
21:             idx ← newAdd(s, off)
22:         replace child with idx
23:     ▶ Update the value for reductions
24:     if node has reduction then
25:       op ← getReduceOp(node)
26:       val ← newBinOp(op, node.target, node.value)
27:       node.value ← val
28:       ▶ Insert updated statement into the innermost loop
29:       p.body.append(node)
30:   return m.body
```

A.5 “Assembly” APPy to Triton Code Generation

The Triton code generation algorithm generates a Triton kernel function (Alg. 9), together with its corresponding host code (Alg. 10), from a parallel APPy for-loop. The parallel for-loop can be a nested parallel loop, in which case a multidimensional thread block will be launched (determined in sub-procedure inspectSubLoops). To generate a device function, Alg. 9 first creates an empty function decorated with @triton.jit, inserts the program_id statements, and then it converts the loop body into a Triton kernel and insert the transformed statements (Alg. 12) into the new function. To generate host code, Alg. 10 creates an N-dimensional grid, where “N” is determined in inspectSubLoops, and launches the kernel by passing the actual arguments, including the block size (appy.MVL). A good block size depends on the hardware and the kernel. For our implementation and evaluation on an NVIDIA GPU, we generated some auto-tuning code that automatically selects the best block size (that lead to the best runtime) from 4 possible options, 128, 256, 512...
Algorithm 8: Generate a single loop layer or a statement for a dimension.

```python
    function genOneLoop(dim)
        start, end ← getRangeFromSlice(dim)
        i ← getNewVar()
        => Skip generating a loop for small dimensions
        if dim.le ≠ None then
            vi ← newCall("vidx", i, dim.le, end)
            m ← newModule()
            m.body.append(vi)
            return m
        else
            if dim.simd == true then
                loop ← newLoop(i, start, end, "MVL")
                loop.body.append(vi)
            else
                loop ← newLoop(i, start, end, "1")
            end
            if dim.parallel == true then
                loop.pragma ← "parallel for"
            else
                return loop
        end
```

and 1024. The best block size is cached for later invocations of the kernel.

Algorithm 9: Generate a Triton GPU kernel from a parallel loop. It calls Alg. 12 as a sub-procedure.

```python
    function genDeviceCode(node)
        params ← extractKernelParams(node)
        devFunc ← newFunction(params)
        addDecorator(devFunc, "triton.jit")
        inspectSubLoops(node)
        axis ← 0
        for lloop in node.parloops do
            pid ← newCall("tl.program_id", axis)
            i ← lloop.target
            s ← newAssign(i, newMul(pid, lloop.step))
            => Example: i = tl.program_id(0) * step
            devFunc.body.append(s)
            axis ← axis + 1
        for child in node do
            newChild ← toTritonStmts(child)
            devFunc.body.append(newChild)
        return devFunc
```

Algorithm 10: Generate host code to launch the Triton kernel. This includes determining the dimension of the grid and passing the arguments etc.

```python
    function genHostCode(node)
        args ← extractKernelArgs(node)
        grid ← empty list
        for loop in node.parloops do
            up ← loop.upperBound
            lo ← loop.lowerBound
            st ← loop.step
            nbblocks ← newCall("ceil_div", newSub(up, lo), st)
            grid.append(nbblocks)
        return newKernelCall(grid, args)
```

Algorithm 11: Inspect the parallel sub-loops for a top-level parallel loop.

```python
    function inspectSubLoops(node)
        parloops ← empty set
        for child in depth-first-traversal of node do
            if child is a parallel loop then
                parloops.add(child)
            end
        node.parloops ← parloops
```

B Limitations

APPy has a number of limitations that we hope to address in the future work.

B.1 Language Rules
- APPy uses syntactical difference to denote the dimensionality of the variables. This can be viewed as a form of type annotations. For example, a or A[0] denotes a scalar variable while A[:, :] and B[:, : :] would denote a 1D and 2D tensor, respectively.
- To make alias of an array or an array slice, one must use a built-in function, e.g. a = appy.alias(A[:, :]), since a = A[:, :] is a memory load statement in APPy.
- When loading a slice of an array into a scalar, the property.
- Arrays cannot have overlap in their memory regions.

B.2 Unsupported Functions
APPy supports slicing an array, memory loads and stores, basic mathematical functions on scalars or tensors, and broadcasting a dimension. Operations unsupported include reshaping, concatenating, sorting arrays, and linear algebra routines. One can either use these functions just in the Python interpreter (no compilation), or create their custom implementations using the basic operations recognizable by APPy.
Algorithm 12 Convert APPy statements to Triton statements.

```python
1: function toTritonStmts(node)
2:     if node is an assignment then
3:         node.value ← toTritonStmts(node.value)
4:         node.target.parent ← node
5:     if node.target is an array store then
6:         node ← toTritonStmts(node.target)
7:     else
8:         node.target ← toTritonStmts(node.target)
9:     else if node is an array subscript then
10:        offset ← generate offsets from node.indices
11:        mask ← generate mask from node.indices
12:        ptrs ← newAdd(node.tensorName, offset)
13:        if node.ctx is a load then
14:            node ← newCall("tl.load", ptrs, mask)
15:        else
16:            val ← node.parent.value
17:            op ← "tl.store"
18:            > op will become "tl.atomic_add" etc
19:            op ← getReduceOpType(node.parent)
20:            val ← getReduceVal(node.parent)
21:            node ← newCall(op, ptrs, val, mask)
22:     else if node is a function call then
23:         update node.funcName to the Triton version
24:     else
25:         for child in iterChildNodes(node) do
26:             newChild ← toTritonStmts(child)
27:             node.(childFieldName) ← newChild
28:     return node
```

B.3 Unsupported Annotations

A tensor dimension cannot have conflicting properties in different sub-expressions. For example, for tensor expression $A[:M, :N] / \text{sum}(A[:M, :N], \text{axis}=1)[:, \text{None}]$, dimension $:N$ is a reduction dimension in the sum sub-expression, but a non-reduction dimension for the divide operator. The statement can be separated into multiple new statements (with their own annotations) to resolve the conflict.

In addition, APPy currently requires the result of a reduction operator not be used as a sub-expression, and must be assigned to a temporary tensor. For example, to sum up two matrix vector multiplications (mv), as in kernel gesummv in Listing 7, one must store the results of both mv's to two different temporary tensors, and then create a third statement to add these two temporary tensors.

Received 12-NOV-2023; accepted 2023-12-23

---

B.3 Unsupported Annotations

A tensor dimension cannot have conflicting properties in different sub-expressions. For example, for tensor expression $A[:M, :N] / \text{sum}(A[:M, :N], \text{axis}=1)[:, \text{None}]$, dimension $:N$ is a reduction dimension in the sum sub-expression, but a non-reduction dimension for the divide operator. The statement can be separated into multiple new statements (with their own annotations) to resolve the conflict.

In addition, APPy currently requires the result of a reduction operator not be used as a sub-expression, and must be assigned to a temporary tensor. For example, to sum up two matrix vector multiplications (mv), as in kernel gesummv in Listing 7, one must store the results of both mv's to two different temporary tensors, and then create a third statement to add these two temporary tensors.

Received 12-NOV-2023; accepted 2023-12-23

---

9This requirement is due to the complexity of splitting an expression and its pragmas automatically into sub-expressions and their annotations.