Cryptographic Computations Need Compilers

Madan Musuvathi Microsoft Research

Microsoft's Commitment to Research

~1000 People and growing! ca. 650 researchers ca. 350 engineers, testers, designers, PMs

Labs around the World Bangalore, Beijing, Cambridge (MA), Cambridge (UK), New York, Redmond

Sponsor of Conferences and Academic Research

Biggest PhD Internship Program



22,000+ published papers	4,616 worldwide patents	3,596 worldwide patents pending
1 Fields Medal	5 Turing Awards	2 MacArthur Fellowships
30+ Researchers/projects recognized in 2017	Emmy for delivering ultra-high def video	7 labs and locations worldwide

Our Mission & Culture (est. 1991)

Advance the state-of-the-art in computer science

Rapidly transfer innovations

Incubate disruptive technologies and new business models



RİSE

Research in Software Engineering



SE4AI & AI4SE



Automated Reasoning

Foundations **Theorem Proving**

Research in Software Engineering (RiSE)























Shuvendu Lahiri

Tom Ball

Christian Bird

Nikolaj Bjorner

Ella Bounimova



Patrice Godefroid

Peli de Halleux Markus Kuppe

















Lev Nachmanson

Daan Leijen



Mark Marron

_

Kenneth McMillan

Michal Moskal



Madan Musuvathi

Todd Mytkowicz





Nachi Nagappan



Olli Saarikivi









Tom Zimmermann





Nikhil Swamy

Margus Veanes





RiSE Hires 2019



Daniel Selsam

Ph.D. Stanford University Formal Methods & Machine Learning



Denae Ford Robinson

Ph.D. NC State University HCI & Software Engineering



Olli Saarikivi

Ph.D. Aalto University Compiler Systems



Teddy Seyed

Ph.D. University of Calgary HCI & Embedded Systems

Cryptographic Computations enable Privacy Preserving Applications



Secure Multi-Party Computation (Secure MPC)



Semi-Honest Threat Model

- Hardware and software execute requested computation faithfully
- Hardware and software are curious about the data
- Client or user data must remain confidential

Programming Cryptographic Computations is Hard

- Involves low-level circuit programming
- Need different schemes for Boolean vs arithmetic operations
- Requires cryptographic expertise
 - To guarantee correctness, security, and efficiency

EzPC: Compiler Framework for Secure MPC

Divya Gupta, Nishanth Chandran, Aseem Rastogi, Rahul Sharma MSR India



Secure Multi-Party Computation (Secure MPC)



EzPC Compilation

Function: $w^t x > b$

```
uint w[30] = input1();
uint x[30] = input2();
uint b = input1();
uint acc = 0;
for i in [0:30] {
acc = acc + (w[i] * x[i]); }
Output2((acc > b ? 1 : 0);
```



- Base types and array types
- Mathematical operators (+, *, >, &, >>,)
- Statements for assignments, array read/write, bounded for loops and if condition

```
//circuit builders for arithmetic and boolean
 Circuit* ycirc = s[S_YA0]->GetCircuitBuildRoutine();
  Circuit* acirc = s[S_ARITH]->GetCircuitBuildRoutine();
  if(role == SERVER) {
   //Put gates to read w and b
 } else { //role == CLIENT
    //Put gates to read x
 for(uint32_t i = 0; i < 30; i++) { //acc = w^T x
12 share * a_t_0 = acirc->PutMULGate(a_w[i], a_x[i]);
   a_acc = acirc->PutADDGate(a_acc, a_t_0);
  //convert acc and b from arithmetic to boolean
  share *y_acc = ycirc->PutA2YGate(a_acc);
18 share *v_b = vcirc->PutA2YGate(a_b);
20 share *v_pred = vcirc->PutGTGate (v_acc, v_b);
  uint32 t one = 1 :
22 share *y_1 = ycirc->PutCONSGate(one, bitlen);
  uint32_t zero = 0 ;
24 share *y_0 = ycirc->PutCONSGate(zero, bitlen);
  share *y_t = ycirc->PutMUXGate(y_pred, y_1, y_0);
  share *y_out = ycirc->PutOUTGate(y_t, CLIENT);
28 party->ExecCircuit();
30 if(role==CLIENT) { //only to the client
    uint32_t _o = y_out->get_clear_value<uint32_t>();
```

EzPC Compilation

Function: $w^t x > b$

```
uint w[30] = input1();
uint x[30] = input2();
uint b = input1();
uint acc = 0;
for i in [0:30] {
acc = acc + (w[i] * x[i]); }
Output2((acc > b ? 1 : 0);
```



- Assign variables to Boolean or Arithmetic
- Automatically insert conversion operators
- Use cryptographic cost model to optimize compilation

```
//circuit builders for arithmetic and boolean
 Circuit* ycirc = s[S_YA0]->GetCircuitBuildRoutine();
  Circuit* acirc = s[S_ARITH]->GetCircuitBuildRoutine();
  if(role == SERVER) {
   //Put gates to read w and b
 } else { //role == CLIENT
   //Put gates to read x
 for(uint32_t i = 0; i < 30; i++) { //acc = w^T x
12 share * a_t_0 = acirc->PutMULGate(a_w[i], a_x[i]);
   a_acc = acirc->PutADDGate(a_acc, a_t_0);
  //convert acc and b from arithmetic to boolean
  share *y_acc = ycirc->PutA2YGate(a_acc);
18 share *y_b = ycirc->PutA2YGate(a_b);
20 share *y_pred = ycirc->PutGTGate (y_acc, y_b);
  uint32 t one = 1 :
22 share *y_1 = ycirc->PutCONSGate(one, bitlen);
  uint32_t zero = 0 ;
24 share *y_0 = ycirc->PutCONSGate(zero, bitlen);
  share *y_t = ycirc->PutMUXGate(y_pred, y_1, y_0);
  share *y_out = ycirc->PutOUTGate(y_t, CLIENT);
28 party->ExecCircuit();
30 if(role==CLIENT) { //only to the client
   uint32_t _o = y_out->get_clear_value<uint32_t>();
32 }
```

Fully-Homomorphic Encryption (FHE)

Allows computation on encrypted data

 $\llbracket m \rrbracket \triangleq Enc(m)$

 $\llbracket a \rrbracket \oplus \llbracket b \rrbracket = \llbracket a + b \rrbracket$

 $\llbracket a \rrbracket \otimes \llbracket b \rrbracket = \llbracket a \times b \rrbracket$

FHE timeline



Performance overhead of FHE over unencrypted



FHE programming challenges

Computation is slow: ~50 ms per multiplication

Very large SIMD vector widths: ~16K can operate at 8086 speeds if you can utilize the parallelism

No branching a bug and a feature

Tradeoff between correctness, security, message bloat, and performance requires setting parameters correctly

Different encryption schemes provide different functionalities arithmetic, Boolean logic, table lookups, ...

Bootstrap periodically to reduce noise

Noise growth challenge

Noise growth proportional to *multiplicative depth* $Noise([[a \times b]]) = \max(Noise([[b]]), Noise[[a]]) + k$

Need expensive *bootstrapping* after ~20 multiplications



CHET - an FHE compiler [Dathathri et al. '19]



Compiling Tensor Programs for FHE libraries



Encryption Parameters

Ciphertext is a high-degree polynomial

data
$$= a_N \cdot x^N + a_{N-1} \cdot x^{N-1} + \cdots + a_1 \cdot x + a_0$$

N: degree of the polynomialQ: modulus of the coefficients



N: degree of the polynomial

Q: modulus of the coefficients

Performing Fixed Points with Scaling Factors





= 2.2

Modulus growth limits depth of circuits

= 2.42

Rescaling operation in CKKS '16



But, CKKS is approximate



Solution: inflate scale



= 1.1

= 2.2

= 2.42 **+** *\epsilon*

= 2.4

Compiler needs to manage precision and error

FHE Packing

Pack many plaintext scalars into single ciphertext vector

• Fixed width of N/2 (N is 2^{10} or larger)



FHE Vectorization

• Limited set of SIMD instructions:

- Element-wise addition
- Element-wise subtraction
- Element-wise multiplication
- Rescale (all elements)
- Rotation
- Random access of a vector element not supported



Example of Matrix Multiplication: C = A x B



Example of Matrix Multiplication: C = A x B



Mapping Tensors to Vector of Vectors



vectors, with different tradeoffs $\mathbf{0}$

HW (Height-Width) layout:

- Easier convolutions due to channels being aligned
- Wasted space •



CHW (Channel-Height-Width) layout:

- More efficient space usage
- Convolutions require more rotations

Data Layout Selection

- Search space: explore possible data layouts
- Cost estimation: estimate cost of each search point
- Pick the best-performing one

Data Layout Selection: Search Space

- Search space is exponential
 - 2 choices per tensor operation: HW or CHW
- Prune search space: use domain knowledge
 -> limits to only 4 choices for the circuit
 - Convolution faster in **HW** while rest faster in **CHW**
 - Matrix multiplication faster if output is in CHW



Data Layout Selection: Cost Estimation

- Cost model for FHE primitives:
 - Asymptotic complexity (specific to FHE scheme)
 - Microbenchmarking to determine constants
- Cost of a circuit: sum the costs for all operations

Experimental Setup

• Systems:

- Hand-written HEAAN
- CHET with HEAAN
- CHET with SEAL

• Machine:

- Dual-socket Intel Xeon E5-2667v3
- 16 cores
- 224 GB of memory

• FHE-compatible Deep Neural Networks (DNN):

DNN	Dataset	# Layers	# FP ops (M)	Accurac y
LeNet-5-small	MNIST	8	0.2	98.5%
LeNet-5-medium	MNIST	8	5.8	99.0%
LeNet-5-large	MNIST	8	8.7	99.3%
Industrial	-	13	-	-
SqueezeNet-CIFAR	CIFAR-10	19	37.8	81.5%
Evaluation:				

• Latency of image inference (batch size = 1)

CHET outperforms hand-written implementations





Best data layout depends on FHE library and DNN

40

Generalizing CHET (ongoing work)

C++/ONNX	Python	Python				
DNN Inference	Image Processing Statistical N					
FHE Programs						
FHE Compiler						
SEAL						
CPU	GPU	FPGA				

Making Computations FHE compatible

- Cannot evaluate non-polynomial operations
 - ReLU
 - Max pooling
- Options:
 - 1. Replace with polynomial approximation
 - 2. Combine Boolean and arithmetic schemes





 $x^2 + a \cdot x$

Conclusions

- Cryptographic computation is a "PL + HPC + Systems" problem
- Currently at 8086 speeds but 2-3x already possible
 - Better encryption schemes, compilers, runtime systems, HW support
- Interesting applications possible at current speeds
- Many PL challenges still open