

### ECE 6115 / CS 8803 - ICN Interconnection Networks for High Performance Systems Spring 2020

# TOPOLOGY


#### Tushar Krishna


Assistant Professor School of Electrical and Computer Engineering Georgia Institute of Technology

tushar@ece.gatech.edu




#### RECAP





#### 3

# WHY NOCS ARE IMPORTANT





# NETWORK ARCHITECTURE

#### Topology

- How to connect the nodes
- ~Road Network

#### Routing

- Which path should a message take
- ~Series of road segments from source to destination

#### Flow Control


- When does the message have to stop/proceed
- ~Traffic signals at end of each road segment

#### Router Microarchitecture

- How to build the routers
- ~Design of traffic intersection (number of lanes, algorithm for turning red/green)



## NETWORK PERFORMANCE



## TOPOLOGY: HOW TO CONNECT THE NODES WITH LINKS

ŴN 85 14th St NE 14th St NW NW Spring St Hemphill Ave NW Copera Nightclub St NW McMillan St NW Tumlin Atlantic <sup>each</sup> ate 12th St NE Ethel St NW 5 9 WN NN ŝ MW tree 11th St NE MI St Calhoun St NW Northside Dr NW NW mch Ave NW 盦 Dalney St NW Midtown M 9th St NW 8th St NE ASLAM 7th St NE 6th St NE à Georgia 5th St NE Tech Ath SI NW CH SQUARE Institute of Manenas Technology 4th St NE Techwood Dr NW The Georgian Terrace Northside Dr NW Bobby Dodd Stadium MARIETTA The Fox Theatre F at Historic Grant Field 249D STREET ARTERY North Avenue North Avenue NW

~Road Network




# TOPOLOGY OVERVIEW


- Often the first step in network design
- Significant impact on network cost-performance
  - Determines implementation complexity, i.e., cost
    - number of routers and links
    - router degree (i.e., ports)
    - ease of layout
  - Determines application performance
    - number of hops  $\rightarrow$  latency and energy consumption
    - maximum throughput



# HOW TO SELECT A TOPOLOGY?



Best topology?



Network Topology Graph

Vertices - cores Edges - links

#### Application's Task Communication Graph

Vertices - tasks Edges - communication

*Topology is fixed at design-time. Benefits to being regular and flexible* 

#### **Problems?**

Cannot change algorithm Cannot change mapping Cannot adapt to data-dependent load imbalance in application Layout/packaging issue with long wires and high-node degree

# LET US DEFINE SOME *DESIGN-TIME* METRICS

- Degree number of ports at a node
  - Proxy for area/energy cost
- Bisection Bandwidth bandwidth crossing a minimal cut that divides the network in half
  - (Min # channels crossing two halves) \* (BW of each channel)
  - Proxy for peak bandwidth
    - Can be misleading as it does not account for routing and flow control efficiency
    - At this stage, we assume ideal routing (perfect load balancing) and ideal flow control (no idle cycles on any channel)
- Diameter maximum routing distance (number of links in *shortest* route)
  - Proxy for latency



## SOME *RUN-TIME* METRICS

#### Hop count (or routing distance)

- Number of hops between a communicating pair
- Depends on application and mapping
- Average hop count or Average distance: average hops across all valid routes

#### Channel load


- Number of flows passing through a particular link
- Depends on application and mapping
- Maximum channel load determines throughput

#### Path diversity

- Number of shortest paths between a communicating pair
  - Can be exploited by routing algorithm
  - Provides fault tolerance



## **REGULAR TOPOLOGIES**




Can you suggest a regular topology (each router with same degree) with smallest possible diameter?

**Trick question :p** One node. Degree = 0, Diameter = 0.


Application's Task Communication Graph

Vertices - tasks Edges - communication






## **REGULAR TOPOLOGIES**



Application's Task Communication Graph

Vertices - tasks Edges - communication Can you suggest a regular topology (each router with same degree) with **diameter = 1**?



#### Challenge?

Not scalable!! Cannot layout more than 4-6 cores in this manner for area and power reasons

**Fully Connected** 

Degree = ? 5

Bisection BW = ? 9

#### BUS





- Diameter = ? 1
- Degree = ?
- Bisection BW = ? 1

- Pros
  - Cost-effective for small number of nodes
  - Easy to implement snoopy coherence
  - Most multicores with 4-6 cores use Buses
- Cons
  - Bandwidth!  $\rightarrow$  Not scalable

# POPULAR BUS PROTOCOLS

- ARM AMBA Bus
  - AHB
  - AXI
  - ACE
  - CHI
- IBM Core Connect
- ST Microelectronics STBus
- How to increase bus bandwidth?
  - Hierarchical Buses
  - Split-buses



## **ROUTE PACKETS, NOT WIRES!**

#### Route Packets, Not Wires: On-Chip Interconnection Networks

William J. Dally and Brian Towles Computer Systems Laboratory Stanford University Stanford, CA 94305 {billd, btowles}@cva.stanford.edu

#### Abstract

Using on-chip interconnection networks in place of ad-hoc globul wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules (processors, memories, peripherals, etc...) commanicate by sending packets to one another over the network. The structured network wiring gives well-controlled electrical parameters that eliminate timing iterations and enable the use of high-performance circuits to reduce latency and increase bandwidth. The area overhead required to implement an on-chip network is modest, we estimate 6.6%. This paper introduces the concept of on-chip networks, sketches a simple network, and discusses some challenges in the architecture and design of these networks.

#### 1 Introduction

We propose replacing design-specific global on-chip wiring with a general-purpose on-chip interconnection network. As shown in Figure 1, a chip employing an on-chip network is composed of a number of network clients; processors, DSPs, memories, peripheral controllers, guieways to networks on other chips, and custom logic. Instead of connecting these top-level modules by routing dedicated wires, they are connected to a network that routes packets between them. Each client is placed in a rectangular tile on the chip and communicates with all other clients, not just is neighbors, via the network. The network logic occupies a small amount of area (we estimate 6.0%) in each tile and makes use of a portion of the upper two wiring layers.

Using a network to replace global wiring has advantages of structure, performance, and modularity. The on-chip network structures the global wires so that their electrical properties are optimized and well controlled. These controlled electrical parameters, in particular low and predictable cross-stak, enable the use of aggressive signaling circuits that can reduce power dissipation by a factor of ten and increase propagation velocity by three times [3]. Sharing the wiring resources between many communication flows makes more efficient use of the wires: when one client is idle other clients continue to make use of the network resources.

An on-chip interconnection network facilitates modularity by defining a standard interface in much the same manner as a backplane bus. For the past three decades systems have been con-

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without for provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

DAC 2001, June 18-22, 2001, Las Vegas, Nevada, USA. Copyright 2001 ACM 1-58113-297-2/01/0006....\$5.00. structed by plugging modules into standard backplane buses such as VME or PCI. The definition of a standard interface facilitates rousability and interoperability of the modules. Also, standard interfaces allow shared interconnect to be highly optimized since its development cost can be amorized across many systems.

Of course, these modularity advantages are also realized by onchip buses [1][5][8], a degenerate form of a network. Networks are generally preferable to such buses because they have higher bandwidth and support multiple concurrent communications. Some of our motivation for intra-chip networks stems from the use of inter-chip networks to provide general system-level interconnect [7].

The remainder of this paper describes our initial thoughts on the design of on-thip interconnection networks. To provide a baseline, we start in Section 2 by sketching the design of a simple onchip network. Section 3 revisits the design choices made in this simple network and discusses the challenges and open research issues in the design of such networks. Section 4 discusses the advantages and disadvantages of on-chip networks.

#### 2 Example on-chip interconnection network

To give a flavor for on-chip interconnection networks this section sketches the design of a simple network. Consider a 12mm the 12mm chip in 0.1µm CMOS technology with an 0.5µm minimum wire pitch. As shown in Figure 1, we divide this chip into 16 3mm x 3mm tiles. A system is composed by placing client logic (e.g., processors, DSPs, peripheral controllers, memory subsystems, etc.) into the tiles. The client logic blocks communicate with one another only over the network. There are no top-level connections other than the network wires.




Figure 1 Partitioning the die into module tiles and network logic

Dally and Towles, DAC 2001

#### The birth of "on-chip" *switched* networks



# **TOPOLOGY CLASSIFICATION**

- Direct
  - Each router (switch) is associated with a terminal node
  - All routers are sources and destinations of traffic
  - Example: Ring, Mesh, Torus
    - Most on-chip networks use direct topologies


#### Indirect

- Routers (switches) are distinct from terminal nodes
- Terminal nodes can source / sink traffic
- Intermediate nodes switch traffic
- Examples: Crossbar, Butterfly, Clos, Omega, Benes, ...
  - Next lecture




## **RING AND TORUS**

- Formally: k-ary n-cube
  - k<sup>n</sup> network nodes
  - n-dimensional grid with k nodes in each dimension



#### RING




Diameter?	N/2
Avg Distance?	N/4
<b>Bisection BW?</b>	2
Degree?	2

- Pros
  - Cheap: O(N) cost
  - Used in most multicores today
- Cons
  - High latency
  - Difficult to scale bisection bandwidth remains constant
  - No path diversity
    - I shortest path from A to B



### TORUS



 $\sqrt{N}$ Diameter? 2√N **Bisection BW?** Degree?

Pros

• O(N) cost

- Exploit locality for nearneighbor traffic
- High path diversity
  - 6 shortest paths from A to B
- Edge symmetric
  - good for load balancing
  - Same router degree


Cons

- Unequal link lengths
- Harder to layout

4



#### MESH



Diameter? Bisection BW? Degree?


- Pros
  - O(N) cost
  - Easy to layout on-chip: regular and equal-length links
  - Path diversity
    - 3 shortest paths from A to B

#### Cons

- Not symmetric on edges
  - Performance sensitive to placement on edge vs. middle
  - Different degrees for edge vs. middle routers
- Blocking, i.e., certain paths can block others (unlike crossbar)



## FOLDED TORUS



#### Easier to layout


Is there any con compared to the mesh?

All channels have double the length



## **MULTI-DIMENSIONAL TOPOLOGIES**

- Used in Supercomputers, Datacenters, and other offchip System Area Networks
- Example:



2,3,4-ary 3 Mesh




## **RUN-TIME METRICS**

- Hop Count
  - Latency
- Maximum Channel Load
  - Throughput

#### HOP COUNT

#### We will consider Uniform Random Traffic







## NETWORK LATENCY

- $\bullet T = H.t_r + T_w + T_s + T_c$ 
  - H = number of hops
  - t<sub>r</sub> = router delay
  - T<sub>w</sub> = wire delay
  - T<sub>s</sub> = serialization delay
  - $T_c = contention delay$

#### $-T = H.t_r + D / v + L / b + T_c$

- D = wire distance
- v = propagation velocity
- L = packet length
- b = channel bandwidth




# HOW TO REDUCE HOP COUNT?

- Low-diameter topology
  - Challenge?
    - high-radix of each switch
- Some dedicated long-range links
  - High-radix for *few* switches
  - How to decide where to add long links?




## ST SPIDERGON



(a) 6-node Spidergon

(b) 6-node Spidergon with extra links



- Proprietary NoC from ST Microelectronics
- Pseudo-regular topology
  - All routers have 2 or 3 ports
  - Depending on application BW needs, links can be added removed
    - e.g, (a) vs. (b), and (c) vs. (d)
  - Easy to layout



## SMALL WORLD NETWORKS

- Milgram's Experiment and "Six degrees of separation"
  - Common across neurons, WWW, electrical power grid, ...
- Add few long-distance links to a mesh randomly reduces average distance ~ logN
  - "`It's a Small World After All': NoC Performance Optimization Via Long-Range Link Insertion", VLSI 2006



## **RUN-TIME METRICS**

- Hop Count
  - Latency
- Maximum Channel Load
  - Throughput


• We will consider Uniform Random Traffic



Identify channel with maximum traffic

- Count total flows through it
- Maximum Throughput = 1 / (max channel load)






#### Identify bottleneck channel

For uniform random traffic, is the bisection channel

#### Suppose each node generates p messages per cycle

- 4p messages per cycle in left ring
- 2p message per cycle will cross to other ring
- Link can handle one message per cycle
- So maximum injection rate of  $p = \frac{1}{2}$






#### What if Hot Spot Traffic?

Suppose every node sends to node G

#### • Which is the bottleneck channel?

- Used by A, B, C, D, E, and F to send to G
- Max Throughput = 1 / 6





With uniform random traffic

- 3 sends 1/8 of its traffic to 4,5,6
- 3 sends 1/16 of its traffic to 7 (2 possible shortest paths)
- 2 sends 1/8 of its traffic to 4,5
- Etc

Max Channel load = 1




## TRAFFIC PATTERNS


Traffic Pattern	<b>Destination</b> (binary coordinates)
Bit-Complement	$(\bar{y}_{k-1}, \bar{y}_{k-2}, \dots, \bar{y}_1, \bar{y}_0, \bar{x}_{k-1}, \bar{x}_{k-2}, \dots, \bar{x}_1, \bar{x}_0)$
Bit-Reverse	$(x_0, x_1, \dots, x_{k-2}, x_{k-1}, y_0, y_1, \dots, y_{k-2}, y_{k-1})$
Shuffle	$(y_{k-2}, y_{k-3}, \dots, y_0, x_{k-1}, x_{k-2}, x_{k-3}, \dots, x_0, y_{k-1})$
Tornado	$(y_{k-1}, y_{k-2}, \dots, y_1, y_0, x_{k-1+\left\lceil \frac{k}{2} \right\rceil - 1}, \dots, x_{\left\lceil \frac{k}{2} \right\rceil - 1})$
Transpose	$(x_{k-1}, x_{k-2}, \dots, x_1, x_0, y_{k-1}, y_{k-2}, \dots, y_1, y_0)$
Uniform Random	random()

- Historically derived from particular applications of interest
- Important to stress test the network with different patterns
  - Uniform random can make bad topologies look good
- For a particular topology and traffic pattern, one can derive
  - Avg Hop Count (→ Low-Load Latency)
  - Max Channel Load (→ Peak Throughput)

## IS IT POSSIBLE TO ACHIEVE DERIVED LOW-LOAD **3** LATENCY & PEAK THROUGHPUT?



# UNIFORM RANDOM TRAFFIC ON A K<sub>x</sub>K MESH




#### Zero-load latency? ("Ideal Latency")

 $T = (H+1).(t_{router} + t_{stall_avg}) + (H+2).(t_{wire}) + T_{ser}$  H = number of hops inside network  $t_{router} = per-hop router pipeline delay$   $t_{wire} = per-hop link delay$   $t_{stall} = per-hop stall delay (due to contention)$  $T_{ser} = serialization delay$ 

$$H_{avg} = \begin{cases} \frac{nk}{3} & k \text{ even} \\ n(\frac{k}{3} - \frac{1}{3k}) & k \text{ odd} \end{cases}$$

Ideal case:  $t_{router} = 1$ ,  $t_{wire} = 1$  *Let's assume 1-flit packets (T<sub>ser</sub> = 0)* Zero-load =>  $t_{stall_avg} \sim 0$ Suppose k = 8,  $H_{avg} = 5.333 => T_{zero-load} = 13.666$ 

# UNIFORM RANDOM TRAFFIC ON A K<sub>x</sub>K MESH



#### Saturation Throughput? ("Ideal Throughput" or Peak Injection Rate)


1 / max channel load Lets calculate load on one of the bisection links

#### - $k^2/2$ nodes on the left.

- Half their messages  $(k^2/4)$  cross the bisection links
- Total k bisection links from left to right.
- Load on each bisection link =  $k^2/4k = k/4$
- Peak Throughput = 4/k

For k = 4, peak throughput = 1 flit/node/cycle For k = 8 (64-core mesh), peak throughput =  $\frac{1}{2}$  flits / node / cycle

# ANOTHER REPRESENTATION OF PERFORMANCE: INJECTION RATE AS A % OF "CAPACITY"



Offered Traffic (% of capacity)







# **TOPOLOGY CLASSIFICATION**


#### Direct

- Each router is associated with a terminal node
- All routers are sources and destinations of traffic
- Example: Ring, Mesh, Torus
  - Most on-chip networks use direct topologies

#### Indirect

- Routers are distinct from terminal nodes
- Terminal nodes can source / sink traffic
- Intermediate nodes switch traffic
- Examples: Crossbar, Butterfly, Clos, Omega, Benes, ...

### CROSSBAR




#### Pros

- Every node connected to all others (non-blocking)
- Low latency and high bandwidth
- Used by GPUs
- Cons
  - Area and Power goes up quadratically (O(N<sup>2</sup>) cost)
  - Expensive to layout
  - Difficult to arbitrate



# **BUTTERFLY (K-ARY N-FLY)**



As a convention, source and destination nodes drawn logically separate on the left and right, though physically the two 0s, two 1s, etc are often the same physical node.

**Radix of each switch = k** (i.e., k inputs and k outputs

Number of stages = n


Total Source/Destination Terminal Nodes = k<sup>n</sup>

In each stage, k<sup>n-1</sup> switches Each switch is a k x k crossbar


Destinations

#### 43

### BUTTERFLY (K-ARY N-FLY): METRICS




### TACKLING PATH DIVERSITY IN A BUTTERFLY





# BENEŠ NETWORK

Pronounced Ben-ish




Back to back butterflies

N-alternate paths between any pair

Is non-blocking

### SHUFFLE/OMEGA NETWORK (*ISOMORPHIC BUTTERFLY*)




Shuffle Network

2-ary 3-fly










# CLOS NETWORKS: (M, N, R)





**m** = number of middle switches

n = number of input (output) ports on input (output) switches

r = number of
input / output
switches



# NON-BLOCKING CLOS

- A clos network is strictly non-blocking for unicast traffic iff m >= 2n-1
  - an unused input on an ingress switch can always be connected to an unused output on an egress switch without having to re-arrange existing routes

• Proof (1953):

- Suppose an input switch has one free terminal and this has to be connected to a free terminal of an output switch
- Worst case
  - (n-1) input terminals of input switch use (n-1) separate middle switches
  - (n-1) output terminals of output switch use (n-1) separate middle switches
  - We need another middle switch to connect this input to output
  - Total = (n-1) + (n-1) + 1 = 2n-1




# NON-BLOCKING CLOS

- A clos network is rearrangeably nonblocking for unicast traffic iff m >= n
  - an unused input on an ingress switch can always be connected to an unused output on an egress switch but this might require *re-arranging of existing* routes
- Proof (1953):
  - If m = n, each input can use one middle switch to connect to its output





### **BINARY FAT TREE**






# $\texttt{BENEŠ} \to \texttt{FOLDED} \ \texttt{CLOS}$





# HIERARCHICAL TOPOLOGIES: CONCENTRATORS



#### **Advantages:**


- Low diameter
- Fewer links


#### **Disadvantages:**

- Lower bisection bandwidth
- Link at concentrator can become bottleneck

#### 54

### **MORE HIERARCHICAL TOPOLOGIES**





ICN | Spring 2020 | M02: Topology

© Tushar Krishna, School of ECE, Georgia Tech



# WHICH TOPOLOGY SHOULD YOU CHOOSE?

#### Hard to optimize for everything

- Desired bandwidth
- Desired latency
- Physical Constraints
  - Wire budget
    - Indirect topologies popular off-chip
    - On-chip networks often use direct topologies due to wiring constraints
  - Wire layout
    - Topologies should be easy to layout on a planar 2D substrate
  - Router complexity
    - Number of ports



### SPECIALIZED NOCS

Example for Deep Learning