The Consortium for Enabling Technologies and Innovation

Virtual Summer Meeting for Young Researchers

Recent Progress on Ga₂O₃ Sensors and GaN Electronics

Wyatt Moore, Adithya Balaji, and Siddharth Rajan The Ohio State University 8th July 2020



Thrust Area: 3



PRESENTED BY

Wyatt Moore is an Electrical and Computer Engineering master's student at OSU. His research interests include high voltage vertical Gallium Oxide devices.

Adithya Balaji is an Electrical and Computer Engineering master's student at OSU. He is working on Gallium Nitride Integrated Circuits.





nano.osu.edu





Gallium Oxide for Radiation Detectors





β - Ga_2O_3 Power Devices

- High-quality bulk substrates
 - Low cost large area
- Large Bandgap
 - Reliability in high-temperature environments
 - Low intrinsic carrier concentration – lower dark current
- Large predicted breakdown field
 - Low on-resistance

| Properties | Si | 4H-SiC | GaN | β -Ga ₂ O ₃ |
|---|-----------------------|-----------------------|-----------------------|---|
| Bandgap E_g (eV) | 1.1 | 3.3 | 3.4 | 4.8 |
| Intrinsic Carrier Concentration (1/cm ⁻³) @Room Temperature | 1.38x10 ¹⁰ | 2.5x10 ⁻¹⁰ | 9.8x10 ⁻¹² | ^a 1.48x10 ⁻¹⁷ |
| Electron Mobility μ (cm^2Vs^{-1}) | 1400 | 1000 | 1200 | 300 |
| Breakdown Field E_{BR} (MV cm^{-1}) | 0.3 | 2.5 | 3.3 | 8 |
| Relative Dielectric Constant ϵ_R | 11.8 | 9.7 | 9.0 | 10 |
| Baliga's FOM $\epsilon \mu E_{BR}^3$ | 1 | 340 | 870 | 3444 |

Masataka Higashiwaki *et al* 2016 *Semicond. Sci. Technol.* **31** 034001 ^aVareley J, et al 2010 Applied Physics Letters 2019 vol: 115 (25) pp: 252104

National Nuclear Socurity Administration



Dielectric Heterojunction (High-k) motivation



- Predicted 8MV/cm critical field assumes P-N junction to realize band-to-band tunneling
- Typical β -Ga₂O₃ Schottky Barrier diodes breakdown at a ~3MV/cm critical field.
- β-Ga₂O₃ p-type doping to realize P-N junction is challenging due to poor hole transport properties and large acceptor ionization energies.

Applied Physics Letters 115.25 (2019): 252104.





Dielectric Heterojunction Concept



- Predicted 8MV/cm critical field assumes PN junction to realize band-to-band tunneling
- Thin film BaTiO₃ is a high permittivity material $100 < \epsilon_{\rm R} < 300$
- BaTiO₃ has a bandgap of 3.3eV and low CBO to Ga_2O_3 (χ =4eV vs. χ =4.1eV)
- Due to dielectric electrostatic boundary condition (1-dimension case)

$$E_{1t} = E_{2t}$$

$$\epsilon_1 E_{1n} = \epsilon_2 E_{2n} \rightarrow E_{BTO\hat{n}} = \frac{\epsilon_{Ga2O3}}{\epsilon_{BTO}} E_{Ga2O3\hat{n}} = \frac{10}{300} E_{Ga2O3\hat{n}} \rightarrow \frac{1}{30} \frac{reduction!}{reduction!}$$

• $BaTiO_3$ conduction band remains flat during reverse bias due to high relative permittivity

Applied Physics Letters 115.25 (2019): 252104.





High Voltage Dielectric Heterojunction Fabrication







High Voltage Vertical Gallium Oxide Schottky Diodes



- Use of BTO enables 5X higher breakdown voltage
- Breakdown voltage increases 5X from 220 V to 1250 V
- Low leakage currents ~ 10 nA/cm², 10X improvement over Schottky diodes
- Peak field in GOX ~ 4.84 MV/cm (record value for any Gallium Oxide device)

Next steps: work with Raymond Cao (OSU) and other collaborators to investigate detector performance



7

Γηε Οηιο State

ETI ANS

GALLIUM NITRIDE FOR RADIATION HARD ELECTRONICS

- Gallium Nitride, a wide-bandgap semiconductor, is less sensitive to ionizing radiation due to its high bond strength.
- The main objective of this work is to develop a technology to fabricate GaN digital circuits and analyze their performance in radiation environments.
- This technology could be implemented in designing radiation tolerant circuits.

| RELATED GaN Research | Proton Irradiation | Gamma Irradiation | Neutron Irradiation | Electron Irradiation |
|-------------------------|-----------------------|-----------------------|------------------------|-------------------------|
| HEMT | ✓ | ✓ | ✓ | ✓ |
| LED | ✓ | ✓ | ✓ | ✓ |
| Schottky Diodes | ~ | ~ | ~ | ~ |
| Integrated Circuits | | THIS | WORK | |





DEVICES USED IN GaN LOGIC

 Normally – on or Depletion Mode GaN HEMT: Needs a negative voltage at the gate to turn off the device.



Depletion Mode HEMT: Normally ON



Gate Injection Transistor: Normally OFF

 Normally – off or Enhancement Mode GaN HEMT: Needs a positive voltage at the gate to turn on the device. The device shown here is a Gate Injection Transistor (GIT).





DIGITAL MONOLITHIC GaN INTEGRATED CIRCUITS

- Direct Coupled FET Logic (DCFL) enables universal gates using enhancement and depletion mode devices.
- The pull-up network is made up of a single Depletion-Mode transistor.
- The pull-down network contains the core logic implemented with Enhancement-Mode transistors.
- The D-Mode HEMT is used in the pull-up network
- Gate Injection Transistors (GIT) are used in the pull-down network.
- This logic family was chosen over CMOS due to the low hole mobility of P-Channel GaN devices.



DCFL INVERTER

in

Gate Injection Transistor





DEVICE MODELS FOR CIRCUIT SIMULATIONS

 The device models were developed in Verilog – A. These models were used to simulate circuits in Cadence Virtuoso.



 The simulated model device characteristics matched well with the experimental data Gradual Channel Approximation $I_D = W \ q \ n_s \ v_d$

Model Algorithm

Calculate channel sheet charge concentration (n_c)

Channel Electric Field

*Appl. Phys. Lett. 107, 153504 (2015)

ETI ANSE



DEVICE MODELS FOR CIRCUIT SIMULATIONS



CIRCUIT SIMULATION: NOR GATE



DCFL NOR GATE CELL SCHEMATIC

- Dimensions of the devices were chosen to optimize the drive strength of the cell.
- A stronger pull-down is chosen to improve the strength of logic low.

| DIMENSIONS | VALUE |
|----------------------------------|-------|
| Width of the D-Mode device | 2 µm |
| Gate length of the D-Mode device | 1 µm |
| Width of the GIT | 8 µm |
| Gate length of the GIT | 1 µm |





CIRCUIT SIMULATION: NOR GATE

- Fan-out of 4 (FO4) delay is measured by loading the test gate by 4 other similar gates.
- Asymmetric rise and fall times are due to asymmetric drive strengths of the pull-up and pull-down devices.

| METRIC | VALUE |
|--|---------|
| Rise Time (T _{PLH}) | 251 ps |
| Fall Time (T _{PHL}) | 97 ps |
| FO4 Delay (T _{PLH} + T _{PHL})/2 | 174 ps |
| Average Power | 1.68 mW |

Performance Metrics



NOR gate transient simulation. The NOR gate was loaded by 4 other NOR gates (FO4) for this simulation.







SiN_x Passivation and bond pad opening

THE OHIO STATE 15 UNIVERSITY



ONGOING WORK

- The circuits are being laid out using this technology. The next step is to fabricate these circuits at OSU.
- Post fabrication, the samples would be subject to ionizing radiation. The performance metrics of the circuits post irradiation would be analyzed.



Wafer epitaxial structure



DCFL INVERTER LAYOUT



DCFL NOR GATE LAYOUT



DCFL NAND GATE LAYOUT

















THE UNIVERSITY NORTH CAROLINA at CHAPEL HILL























THE OHIO STATE UNIVERSITY



Duke



WASHINGTON STATE **UNIVERSITY**













moore.3903@osu.edu balaji.50@osu.edu rajan.21@osu.edu





This material is based upon work supported by the Department of Energy/National Nuclear Security Administration under Award Number DE-NA0003921.