



11.4 Edge Triggered D Flip-Flop




Rising Edge Trigger
active edge




Falling Edge trigger
active edge

D	Q	Q ⁺
0	0	0
0	1	0
1	0	1
1	1	1

after the active edge of the clock
 $Q^+ = D$ ← at the active edge of the clock
 ↑
 characteristic equation



$Q(n) = D(n-1)$ ← unity delay




Gated D Latch: $G = 0 \rightarrow$ holds state
 $G = 1 \rightarrow$ becomes transparent
 $Q(t + \epsilon) = D(t)$


CLK = 0 L1 transparent, L2 holds old state

CLK = 1 L1 holds new state, L2 becomes transparent
 New state flows from L1 to L2
 Shortly after the rising edge of the clock


CLK = 0 L1 becomes transparent, L2 holds new state




Q is delayed by propagation delay



D should remain stable (should not change) in this interval




Determination of Minimum Clock period



Some combinational circuit with delay t_c


t_p flip flop delay
 t_{su} flip flop setup time
 t_h flip flop hold time



$$T_{CLK} \geq t_p + t_c + t_{su}$$

Fastest circuit with $T_{CLK} = t_p + t_c + t_{su}$

S-R Flip - Flop



$S=R=0$ No state change

$S=1, R=0$ Q set to 1
after active edge of the clock

$S=0, R=1$ Q reset to 0
after active edge of the clock

$S=1, R=1$ Not allowed


Characteristic equation

$$Q^+ = S + R'Q \leftarrow \text{Same as S-R Latch}$$

at the active edge

Shortly after the active edge


S-R Latch




$S_1 = S$
 $R_1 = R$
 $S_2 = 0$
 $R_2 = 0$

Hold state Q_2

$S_1 = 0$
 $R_1 = 0$ } hold state Q_1
 $S_2 = P = Q_1$
 $R_2 = P' = Q_1'$



11.6 J-K Flip-Flop



Extended version of S-R FF

$$J \leftrightarrow S$$

$$K \leftrightarrow R$$

$$J=1, K=0 \quad Q^+ = 1$$

$$K=1, J=0 \quad Q^+ = 0$$

$$K=1, J=1 \quad Q^+ = Q'$$

allowed

next state table


J	K	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$$Q^+ = JQ' + K'Q$$

characteristic eq.

see figure 11-20 (c) for timing diagram

11.7 T Flip Flop (Toggle FF)



$$T=1 \quad Q^+ = Q'$$


$$T=0 \quad Q^+ = Q$$

$$Q^+ = T'Q + TQ' = T \oplus Q$$

characteristic eq.

T	Q	Q ⁺
0	0	0
0	1	1
1	0	1
1	1	0

See figure 11-23 for timing diagram example




$$Q^+ = JQ' + K'Q \quad (J-K)$$

$$J=T, K=T$$

$$Q^+ = TQ' + T'Q = T \oplus Q \quad (T)$$

conversion of J-K to T




$$Q^+ = D \quad (D)$$

$$D = Q \oplus T$$

$$Q^+ = Q \oplus T \quad (T)$$

Conversion of D to T


11-8 Flip-Flops with additional inputs



$PreN=0 \rightarrow \text{set } (Q=1)$
 $ClrN=0 \rightarrow \begin{cases} \text{Reset } (Q=0) \\ \text{clear} \end{cases}$

CK	D	PreN	ClrN	Q^+
x	x	0	0	not allowed
x	x	0	1	1
x	x	1	0	0
↑	0	1	1	0
↑	1	1	1	1
0, 1, ↓	x	1	1	no change

Clock enable




$E_n = 1$ CK = CLK
Clock enabled
normal operation

$E_n = 0$ CK = 0
Clock disabled

hold state (no ↑ or ↓)


gated clock (not desirable)

D-CE FF



Clock enable

$$Q = Q \cdot CE' + D \cdot CE$$



MUX

$$D = Q \cdot CE' + D_{in} \cdot CE$$

$$Q^+ = D \} \text{DFF}$$

$$Q^+ = Q \cdot CE' + D_{in} \cdot CE$$

Implementation (CK not gated)

D-CE FF