

# Electronic Transport in Heterostructures of Chemical Vapor Deposited Graphene and Hexagonal Boron Nitride

Zhengqing John Qi, Sung Ju Hong, Julio A. Rodríguez-Manzo, Nicholas J. Kybert, Rajatesh Gudibande, Marija Drndić, Yung Woo Park, and A. T. Charlie Johnson\*

Graphene is a candidate material for an array of nanoelectronic applications, due to its favorable physical properties, including superior carrier mobility<sup>[1,2]</sup> and thermal conductivity,<sup>[3,4]</sup> high current breakdown density,<sup>[5,6]</sup> and compatibility with integrated circuit (IC) fabrication.<sup>[7,8]</sup> Progress in wafer-scale growth of highly crystalline graphene films provides a potential route towards commercialization of high-quality graphene-based electronics.<sup>[9,10]</sup> However, carrier transport in graphene is often significantly degraded by surface charge traps and impurities,<sup>[11–13]</sup> roughness due to the substrate<sup>[14]</sup> or intrinsic graphene rippling,<sup>[15]</sup> and charged vibrational modes<sup>[16]</sup> associated with commonly used SiO<sub>2</sub> substrates. Extrinsic carrier scattering by substrate phonons limits graphene's room temperature mobility to ca. 40,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, significantly reduced compared to the intrinsic mobility in excess of 200,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> that is expected due to acoustic phonon scattering alone.<sup>[17]</sup> The constraining effects of SiO<sub>2</sub> drive interest in substrate engineering, specifically the introduction of hexagonal boron nitride (hBN) dielectrics to improve graphene performance. Due to its robust, planar, and predominantly covalent bonding, hBN is expected to be atomically smooth, free of dangling bonds and charge traps, and chemically inert, with a bandgap of 5.97 eV and a slight ~1.7% lattice mismatch to graphene.<sup>[18]</sup> Dean et al. used exfoliated films for the first demonstration of significant enhancement of graphene-hBN heterostructures, reporting carrier mobilities of 60,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> – three times larger than similar devices on SiO<sub>2</sub>.<sup>[19]</sup> Chemical vapor deposited (CVD) graphene has also been characterized on exfoliated hBN layers, with room temperature mobilities in excess of

14,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>.<sup>[20,21]</sup> However, exfoliation is not a scalable process, so there remains a need to introduce a platform that allows for substrate engineering at the wafer-scale.

Recently, CVD growth of hBN has been demonstrated,<sup>[22–25]</sup> providing a route towards scalable, large-area fabrication of graphene-hBN heterostructure devices. In this work, we provide a systematic study to inform practical design considerations for hBN integration and report record low- and high-field transport in CVD-grown graphene-hBN heterostructure devices. A novel methodology was used to minimize the presence of contaminants in between layers of the graphene-hBN stack, allowing for continuous sheets of CVD-grown monolayer hBN to be consecutively stacked beneath CVD-grown monolayer graphene in intimate contact. The crystallographic orientation between the 2D materials is also controllable, allowing for well-defined stacking orientation and material thickness, advancing beyond previous methods.<sup>[23,24]</sup> High-vacuum current-annealing was utilized to lower the contact resistivity and vaporize surface contaminants from the fabrication process of CVD graphene-hBN heterostructures, resulting in hole and electron mobility values in excess of 8,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, more than twice that of previous reports.<sup>[23,24]</sup> Finally, improved high-temperature (power dissipation) and high-bias (breakdown current density) performance were observed in graphene-hBN heterostructures and attributed to the effect of the 200 times greater thermal conductivity of five-layer hBN as compared to a SiO<sub>2</sub> substrate<sup>[26]</sup> and the higher energy optical phonon modes.<sup>[19]</sup>

**Figure 1** is a schematic of the fabrication process, which is based on transferring and stacking of monolayer materials using a single PMMA resist scaffold to minimize contamination, similar to a recent report.<sup>[27]</sup> Device fabrication began with separating monolayer graphene from its copper growth substrate using a PMMA layer for mechanical support.<sup>[28–30]</sup> Metal nanoparticle contamination introduced during etching of the growth substrate was avoided by utilizing the bubbling transfer method.<sup>[28,31]</sup> The PMMA-graphene stack was subsequently cleaned in multiple deionized water baths and transferred directly onto a sample of monolayer hBN grown by CVD on a catalytic copper substrate, with the goal of preventing the introduction of unwanted contaminants (e.g., resist residue) between the graphene and hBN. This process was repeated until the graphene was supported by five hBN layers. We note that this transfer process allows for layer-by-layer control of the heterostructure thickness and could be utilized to define twist angles between crystalline 2D materials by orienting known edge structures (crystallographic orientation)


Z. J. Qi, Dr. J. A. Rodríguez-Manzo, N. J. Kybert,  
Prof. M. Drndić, Prof. A. T. C. Johnson  
Department of Physics and Astronomy  
University of Pennsylvania  
Philadelphia, Pennsylvania 19104, USA  
E-mail: cjohnson@physics.upenn.edu

S. J. Hong, Prof. Y. W. Park  
Department of Physics and Astronomy  
Seoul National University, 1 Gwanak-ro  
Gwanak-gu, Seoul 151-747, Korea

R. Gudibande  
Nano/Bio Interface Center  
University of Pennsylvania  
Philadelphia, Pennsylvania 19104, USA



DOI: 10.1002/sml.201402543




**Figure 1.** Schematic of the low-contamination process for graphene-hBN stacking and transfer.

of single flakes with micromanipulators under an optical microscope<sup>[19,32]</sup> (i.e. zig-zag edged hexagonal graphene,<sup>[30]</sup> Sulfur-terminated MoS<sub>2</sub>,<sup>[33]</sup> triangular WS<sub>2</sub>,<sup>[34]</sup> and others), advancing beyond previous methods.<sup>[27]</sup> A final transfer to a SiO<sub>2</sub>/Si substrate and removal of the PMMA scaffold using acetone left the desired graphene-hBN heterostructure for patterning into device structures. Electron beam lithography (EBL) was used to pattern 1- $\mu$ m wide electrodes in the transfer length method (TLM) configuration,<sup>[35]</sup> with channel separations ranging from 500 nm to 6  $\mu$ m. A 3  $\mu$ m-wide graphene ribbon was defined

via a second round of EBL followed by oxygen plasma etching (see Figure S1 in the Supplementary Information). Fabrication of graphene devices on SiO<sub>2</sub> for TLM measurements followed the same lithographic process flow.

Microscopic characterization of finished devices is presented in **Figure 2**. Figure 2a is an optical micrograph of a 3- $\mu$ m wide graphene ribbon on an oxidized silicon substrate, contacted in the TLM configuration. SEM micrographs indicated that the dimensions of the TLM channels were consistent with the design pattern (Figure 2c). Raman maps of device




**Figure 2.** Characterization of CVD graphene/hBN and fabricated devices. (a) Optical micrograph of a 3- $\mu$ m wide graphene ribbon contacted in the TLM configuration. (b) Optical micrograph of five-layer CVD hBN on SiO<sub>2</sub>, with no graphene layer. Raman spectra from the three circled regions are presented in panel (e). (c) SEM image of a 3- $\mu$ m graphene ribbon contacted by source and drain electrodes. (d) Raman map (2D/G ratio) of the channel region of a graphene ribbon. (e) Three Raman spectra of five-layer CVD hBN taken from the three areas circled in panel (b). All spectra show the peak centered near 1373  $\text{cm}^{-1}$ , which is characteristic of monolayer hBN. Inset: Optical micrograph of patterned CVD graphene devices supported by a five-layer CVD hBN stack (appears darker as compared to SiO<sub>2</sub>). (f) AFM image of a CVD hBN flake on SiO<sub>2</sub>. (g) AFM edge morphology of a CVD hBN large-area sheet on SiO<sub>2</sub>. (h) Corresponding height profile as extracted from line scans in (f) and (g). The observed step height of approximately 0.5 nm confirms that the sample is a monolayer. (i) Bright-field TEM image of CVD hBN showing a very clean surface. (j) Dark-field TEM image of (i) shows single crystal domains with size ca. 1  $\mu$ m. (k) High resolution TEM image showing atomically pristine monolayer hBN. Inset: Electron diffraction showing six-fold intensity peaks in monolayer hBN.

channels on SiO<sub>2</sub> were consistent with expectations for high-quality monolayer graphene, with 2D/G ratios consistently ~2 (Figure 2d).<sup>[36–38]</sup> An optical micrograph of a five-layer hBN stack (without graphene) on a 300 nm SiO<sub>2</sub> substrate is shown in Figure 2b. A design based on five layers of hBN was specifically chosen to effectively screen graphene carriers from dangling bonds associated with the oxide and to provide an atomically smooth surface (roughness <100pm).<sup>[19]</sup> Furthermore, a stack of five layers of BN has been shown to provide sufficient insulation from oxide charge traps (>1 GΩ).<sup>[39]</sup> Figure 2e shows corresponding Raman spectra from three distinct regions highlighted by circles in Figure 2b. The peak at 1373 cm<sup>-1</sup> is representative of hBN and demonstrates uniform coverage of the hBN across the transferred area, consistent with our past report.<sup>[22]</sup> Atomic force microscopy (AFM) analysis of CVD-grown hBN flakes (Figure 2f) and sheets (Figure 2g) transferred on SiO<sub>2</sub> shows clean, monolayer hBN with triangular domains ~1 μm in size, low surface roughness, and a layer thickness of ~0.5 nm (Figure 2h). Interestingly, Figure 2g provides evidence that contaminant material is attracted to the edge of hBN monolayer sheets. We further characterized the hBN with aberration-corrected transmission electron microscopy (AC-TEM). For TEM analysis, hBN samples were transferred onto an amorphous

carbon grid with 1-μm holes (Figure 2i). Consistent crystal orientation was observed across the suspended regions. Figure 2j shows the dark-field (DF) TEM image of Figure 2i, taken with one diffraction beam fixed at an atomic plane spacing of 0.12 nm. Crystallographic continuity is observed for domains ~1 μm, consistent with AFM findings. A high resolution TEM image of the hBN surface (Figure 2j) shows a pristine surface morphology, as expected from the a low-contamination (bubble) transfer process. A single six-fold diffraction pattern is observed (inset Figure 2k), consistent with AFM height measurements showing that the samples are monolayers (Figure 2h). All the data are consistent with a very clean transfer process of high quality monolayer hBN with crystal domains ~1 μm in size. We therefore expect intimate contact between stacked 2D materials attracted by Van der Waals forces.<sup>[40]</sup> An optical image of the final graphene-hBN device stack contacted in the TLM configuration is presented in the inset of Figure 2e.

Current-annealing was performed on a set of devices under high vacuum (10<sup>-6</sup> Torr) with a slow voltage ramp (~5 mV/s) to 3 – 4 V in order to use Joule heating to vaporize contaminants from the lithography process and to improve the contact resistance.<sup>[41]</sup> Figure 3a shows typical I-V characteristics for the current-annealing process where the device was held at



**Figure 3.** Current-annealing and breakdown characteristics of devices in the TLM configuration. (a) Current-voltage traces of consecutive high vacuum current-annealing runs on the same graphene device. Bias is held at 3.0 V, 3.5 V, and 4.0 V for 30 min. (b) Contact resistivity extracted from TLM measurements showing a ~30% decrease after current annealing. (c) Comparison of device breakdown at high-fields for devices with a channel length of 500 nm. (d) Typical breakdown characteristics of graphene ribbons of varying channel length. (e) Maximum current density of devices before breakdown. (f) Sustained power before device breakdown.


3, 3.5, and 4 V to anneal the graphene at progressively higher temperatures. From the TLM measurements, it was found that this current annealing process caused the device resistance to decrease from  $\sim 3.3$  k $\Omega$  to  $\sim 1.3$  k $\Omega$  (inset Figure 3a) while the contact resistivity decreased from  $\sim 1.2$  k $\Omega$ - $\mu\text{m}$  to  $\sim 0.8$  k $\Omega$ - $\mu\text{m}$  (Figure 3b; see Figure S2 in Supplementary Information). The measured contact resistivity of  $\sim 0.75$  k $\Omega$ - $\mu\text{m}$  for annealed devices on hBN was approximately the same as that found for annealed devices on SiO<sub>2</sub> (Figure 3b), suggesting that the use of hBN as a substrate does not strongly affect the quality of the graphene-Cr/Au contact.

To inform development of future design rules for graphene-hBN device integration for both low- and high-field applications, we provide comparisons between various device configurations. A systematic study of high-field transport in SiO<sub>2</sub> and hBN-supported graphene devices is shown in Figure 3. References to hBN-supported devices indicate current-annealed, monolayer graphene on five-layer CVD hBN measured at a pressure of  $10^{-6}$  Torr. Graphene devices on SiO<sub>2</sub> were probed in ambient air, under high vacuum ( $10^{-6}$  Torr), and after current-annealing. These devices were systematically biased to electrical breakdown once their contact resistance had been extracted, and the measurements were compared with those performed on hBN-supported samples. We find that breakdown characteristics, which reflect high-field performance, depend on vacuum conditions, substrate type, annealing, and channel length. Figure 3c shows a consistent increase in maximum sustained current for 500 nm channel length devices when measured in ambient air, in high vacuum ( $10^{-6}$  Torr), post-annealing ( $10^{-6}$  Torr), and on a hBN substrate, respectively. These successive improvements are attributed to several factors and will be discussed in the following section. We also observed that devices with shorter channel lengths showed larger breakdown currents (Figure 3d) and higher maximum current densities (Figure 3e), but sustained less power as compared to longer channels (Figure 3f). This is consistent with the expectation that longer channel lengths provide better heat dissipation via a larger graphene-substrate contact area, while shorter channels have fewer total surface impurities limiting carrier scattering, allowing greater sustained current. From the data in Figure 3, we find that annealed, hBN-supported graphene devices under high vacuum exhibited superior high-field performance, with current densities of  $\sim 10^9$  A/cm<sup>2</sup> (3 mA/ $\mu\text{m}$ ), three orders of magnitude greater than state-of-the-art copper interconnects,<sup>[42]</sup> and an order of magnitude increase in sustained power as compared to similar devices under ambient. Performance disparities due to varying vacuum conditions, current-annealing, and substrate engineering are discussed in detail below.

Samples tested under ambient conditions were found to fail earlier (i.e. lower electric field, lower current density, and lower power) than devices measured in vacuum, which is attributed to oxidation at the elevated temperature caused by Joule heating (Figure 3c-f).<sup>[43]</sup> Oxidation is suppressed for devices under high vacuum, and they sustained twice as much power before electrical breakdown as compared to devices in air (Figure 3f). We attribute device failure primarily to defect formation and growth at contamination and scattering

sites. This is supported by the fact that annealed devices consistently showed better high-field performance and greater current/power before electrical breakdown (Figure 3c and Figure 3e), suggesting that adsorbed surface impurities<sup>[44]</sup> (e.g. water,<sup>[45]</sup> oxygen,<sup>[46]</sup> and PMMA,<sup>[47]</sup> which are known to be removed by Joule heating, act as nuclei for defect formation and accumulation that lead to device breakdown. Furthermore, improved crystallinity resulting from current-annealing is known to enhance transport.<sup>[41,48,49]</sup> It has been suggested that breakdown of the SiO<sub>2</sub> may account for device failure<sup>[50]</sup>; however, greater sustained power was observed in annealed devices (Figure 3f), suggesting oxide breakdown is not the limiting factor under these test conditions. Device failure in annealed samples can be ascribed to self-heating effects that originate from the increasing electrical stress at high bias.<sup>[51]</sup> Finally, we observed that hBN-supported devices showed superior high-field performance, sustaining greater current densities and power to that of similar devices on SiO<sub>2</sub> (Figure 3e and Figure 3f). The performance gains are accredited to hBN's greater thermal conductivity and surface optical phonon modes as compared to SiO<sub>2</sub>. A thermal conductivity of  $250$  W m<sup>-1</sup> K<sup>-1</sup> at 300 K was measured for five-layer hBN, over 200 times greater than that of SiO<sub>2</sub><sup>[26]</sup> while larger optical phonon modes in hBN allow for greater energy absorption at high fields.<sup>[20]</sup> These properties provide exceptional heat dissipation for the graphene channel, suppressing premature breakdown and contributing to a maximum current density of  $\sim 10^9$  A/cm<sup>2</sup> (Figure 3e) and sustained power over 200 mW (Figure 3f) in a 500 nm channel, the highest measured for CVD graphene-hBN heterostructures. Electrical breakdown in hBN-supported devices is attributed to excessive Joule heating, which could potentially be mitigated by using an hBN-graphene-hBN stack to allow for greater thermal dissipation. The results thus far provide rational design considerations and potential tradeoffs for future graphene nanoelectronic device fabrication. In brief, record high-field performance was achieved in stacked CVD graphene-hBN heterostructures by utilizing a high vacuum environment, a current annealing process, and an atomically smooth and high thermal conductivity substrate.

Low-field transport data shown in **Figure 4** allow for a comparison of graphene sheet resistivity and mobility in four distinct systems: as-prepared and annealed devices on SiO<sub>2</sub> and five-layer CVD hBN. As-prepared devices on SiO<sub>2</sub> were measured in air while annealed and hBN-supported devices were measured under high vacuum ( $10^{-6}$  Torr). At large carrier density ( $V_G = V_{\text{Dirac}} + 35$  V), as-prepared devices in air exhibited a sheet resistance of  $\sim 7$  k $\Omega/\eta$ , which was reduced to  $\sim 2$  k $\Omega/\eta$  by high-vacuum annealing, consistent with the high-temperature vaporization of surface contaminants by Joule heating (Figure 4a). Devices supported on hBN showed even lower sheet resistance of  $\sim 0.7$  k $\Omega/\eta$  and  $\sim 0.4$  k $\Omega/\eta$  after annealing (Figure 4a), ascribed to their relative isolation from SiO<sub>2</sub> phonon interactions and dangling bonds/charge traps. The reduction in sheet resistance for the various systems is mirrored in an increase in the measured mobility (Figure 4b). At a density of  $5 \times 10^{11}$  cm<sup>-2</sup>, the hole and electron carrier mobility is less than  $300$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for devices on SiO<sub>2</sub> under ambient conditions, but increases over



**Figure 4.** Sheet resistance and mobility. (a) Sheet resistance as a function of gate voltage for graphene devices before/after high-vacuum current-annealing on a  $\text{SiO}_2$ /five-layer CVD hBN substrate. (b) Hole (solid) and electron (dotted line) mobility as a function of carrier density. Labeling nomenclature is consistent with (a).

an order of magnitude for annealed devices on five-layer hBN (Figure 4b). We report record high hole and electron mobility for CVD hBN-graphene heterostructures, found to exceed 10,000 and 8,000  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively (Figure 4b). Additional information on the derivation of the field-effect mobility using the back-gate configuration is provided in the supporting information.<sup>[52]</sup> For each type of sample, the mobility reaches a maximum at an intermediate carrier density, as noted in an earlier study.<sup>[17]</sup> The mobility is suppressed at low carrier density by impurity scattering and at high density due to the increased effect of acoustic phonon scattering.

To summarize, we investigated the transport of CVD graphene on five-layer CVD hBN as a way to explore capabilities to scale high quality graphene devices via substrate engineering. A novel transfer method was utilized to provide low-contamination layer-by-layer stacking to fabricate CVD graphene-hBN heterostructures. Devices were fabricated in the TLM configuration, and high-field transport revealed consistent performance improvements from devices in ambient

air, to a high vacuum environment, after current annealing, and finally on hBN substrates. At high-bias, the hBN substrate aided significantly in device cooling, resulting in very high maximum current densities ( $\sim 10^9 \text{ A/cm}^2$ ) and sustained power ( $>200 \text{ mW}$ ). At low-bias the smooth surface and low density of charge traps associated with the hBN substrate allowed observation of hole and electron carrier mobilities in excess of 8,000  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , the highest measured for CVD graphene-hBN heterostructures, and a sheet resistance of 400  $\Omega/\square$ . The resulting work provides a pathway towards a scalable method for improving graphene transport properties via substrate engineering applicable in both high- and low-field applications.

## Experimental Section

**Synthesis:** Graphene monolayers were synthesized on 100- $\mu\text{m}$  thick Cu foil (Alfa Aesar, 42189) in a 1 in. tube furnace (Lindberg blue M, TF55035) at atmospheric pressure. The furnace was first heated to 1057  $^\circ\text{C}$  for 35 min in a stream of 500 sccm of Ar (99.999%) and 50 sccm of  $\text{H}_2$  (99.999%). After annealing of the Cu foil,  $\text{H}_2$  gas flow was reduced to 25 sccm and diluted  $\text{CH}_4$  (GTS-WELCO, 1.05% balanced by Ar) was introduced at 2 sccm. Graphene was grown for 100 min before the methane was stopped and the furnace allowed to cool. Hexagonal boron nitride monolayers synthesis followed identical starting procedures as graphene growth however an ammonia borane (AB) source (Sigma-Aldrich, 682098) was introduced into the 1 in. tube furnace. The AB source was placed 15 cm away from the edge of the furnace. After annealing the Cu foil at 1057  $^\circ\text{C}$  for 35 min under 500 sccm of Ar and 50 sccm of  $\text{H}_2$ , the AB source was moved 7 cm towards the Cu foil, and growth was conducted with a reduced  $\text{H}_2$  flow rate of 20 sccm. After 15 min, the system was cooled to 1030  $^\circ\text{C}$  before the AB source was relocated to its original position. The furnace was rapidly cooled to room temperature in a flow of 1000 sccm of Ar and 10 sccm of  $\text{H}_2$ .

**Fabrication of graphene-hBN heterostructures:** A sacrificial layer (MicroChem Corp., 950 PMMA C4) was spin coated on copper foil containing monolayer graphene and gently dried under  $\text{N}_2$  for 30 min. The graphene was then released from the copper foil using the bubbling transfer method<sup>[28]</sup> and transported from the ionic solution using a polyethylene terephthalate (PET) substrate to three consecutive deionized water baths. The PMMA-graphene sample was then scooped onto the surface of a hBN-copper foil sample synthesized as outlined above. The PMMA-graphene-hBN-Cu foil stack was allowed dry for 40 min at an incline. Repeated identical bubbling transfer steps were used to allow additional hBN layers to be stacked beneath the original structure. After the final bubbling transfer of the desired PMMA-graphene-multilayer-hBN stack, the heterostructure was scooped onto a  $\text{SiO}_2/\text{Si}$  substrate and allowed to dry at an incline for 30 min. The wafer was coated with PMMA to allow the original scaffolding layer to soften and then dried for 20 min. The PMMA was removed with gentle acetone rinsing for 10 min and submerged in an acetone bath for 7 min. The chip was rinsed with Isopropanol for 3 min and dried with compressed  $\text{N}_2$  gas.

**Fabrication of devices:** Positive tone electron beam resist (MicroChem Corp., 950 PMMA C4) was spin-coated onto the

graphene-hBN chip and baked at 170 °C for 1 min. Ebeam lithography was used to pattern a TLM structure in the resist and a 3 nm Cr/40 nm Au metallization layer was deposited using a home built thermal evaporator followed by liftoff. Using the same resist, a second round of ebeam lithography was used to define a 3- $\mu$ m wide etch mask that was patterned above the TLM electrodes (see Figure S2 in Supplementary Information). The chip was etched in O<sub>2</sub> plasma for 30 seconds at 40 W (Technics PE II-A) to isolate a graphene ribbon that spanned the TLM electrodes (Figure 2a); the bulk of the silicon substrate was used as the backgate electrode. A final liftoff completed device fabrication. Identical steps were used to fabricate graphene devices on SiO<sub>2</sub>.

**Sample Characterization:** Scanning electron micrographs (FEI Strata DB235) were taken with 5 kV beam voltage. For Raman spectroscopy and mapping, an excitation laser of 532 nm wavelength was used. Atomic force micrographs (Asylum MFP-3D) of hBN on SiO<sub>2</sub>/Si (300 nm oxide) were taken with tapping mode. Transmission electron microscopy, electron diffraction, and high resolution imaging were carried out in a JEOL 2010, a JEOL 2010F, and a FEI Titan operating at 200, 200, and 300 kV, respectively. Graphene devices were electrically probed using a Lakeshore probe station that allowed for high vacuum (10<sup>-6</sup> Torr) measurements. A National Instruments 6221 DAQ card was used to sources the bias voltage and a preamplifier was used to read the current. A Keithley 5417A multimeter was used to supply the gate voltage. A custom Labview program is used to set/sweep the bias and gate voltages in addition to electrical measurements.

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

This work was supported by SRC contract # 2011-IN-2229, which is associated with the NSF AIR Program ENG-1312202. Z. J. Q. acknowledges support from the IBM Ph.D. Fellowship and the NSF IGERT program (Grant DGE02-21664). Z. J. Q. and R. G. acknowledge support from the University of Pennsylvania GAPSA-Provost Fellowship for Interdisciplinary Innovation. J.A.R.M. and M.D. were supported by NIH grant R21HG006313. Y.W.P. and S.J.H. acknowledge support from the Leading Foreign Research Institute Recruitment Program (0409-20100156) of NRF and the FPRD of BK21 through the MEST, Korea. Electron Microscopy was carried out in part at the Center for Functional Nanomaterials, Brookhaven National Laboratory, which is supported by the U.S. Department of Energy, Office of Basic Energy Sciences, under Contract No. DE-AC02-98CH10886. Additional support was provided by the Nano/Bio Interface Center and the use of its facilities through National Science Foundation NSEC DMR 08-32802. The Raman mapping system utilized for this work was supported by the NSF Major Research Instrumentation Grant DMR-0923245.

- [1] K. I. Bolotin, K. J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. Kim, H. L. Stormer, *Solid State Commun.* **2008**, *146*, 351–355.
- [2] K. I. Bolotin, K. J. Sikes, J. Hone, H. L. Stormer, P. Kim, *Phys. Rev. Lett.* **2008**, DOI: 10.1103/Physrevlett.101.096802
- [3] A. A. Balandin, S. Ghosh, W. Z. Bao, I. Calizo, D. Teweldebrhan, F. Miao, C. N. Lau, *Nano Lett.* **2008**, *8*, 902–907.
- [4] A. A. Balandin, *Nat. Mater.* **2011**, *10*, 569–581.
- [5] A. Behnam, A. S. Lyons, M. H. Bae, E. K. Chow, S. Islam, C. M. Neumann, E. Pop, *Nano Lett.* **2012**, *12*, 4424–4430.
- [6] Z. J. Qi, J. A. Rodríguez-Manzo, A. R. Botello-Méndez, S. J. Hong, E. A. Stach, Y. W. Park, J.-C. Charlier, M. Drndić, A. T. C. Johnson, *Nano Lett.* **2014**, *14*, 4238–4244.
- [7] G. X. Liu, Y. Q. Wu, Y. M. Lin, D. B. Farmer, J. A. Ott, J. Bruley, A. Grill, P. Avouris, D. Pfeiffer, A. A. Balandin, C. Dimitrakopoulos, *ACS Nano* **2012**, *6*, 6786–6792.
- [8] Y. M. Lin, A. Valdes-Garcia, S. J. Han, D. B. Farmer, I. Meric, Y. N. Sun, Y. Q. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris, K. A. Jenkins, *Science* **2011**, *332*, 1294–1297.
- [9] Y. F. Hao, M. S. Bharathi, L. Wang, Y. Y. Liu, H. Chen, S. Nie, X. H. Wang, H. Chou, C. Tan, B. Fallahazad, H. Ramanarayan, C. W. Magnuson, E. Tutuc, B. I. Yakobson, K. F. McCarty, Y. W. Zhang, P. Kim, J. Hone, L. Colombo, R. S. Ruoff, *Science* **2013**, *342*, 720–723.
- [10] J.-H. Lee, E. K. Lee, W.-J. Joo, Y. Jang, B.-S. Kim, J. Y. Lim, S.-H. Choi, S. J. Ahn, J. R. Ahn, M.-H. Park, C.-W. Yang, B. L. Choi, S.-W. Hwang, D. Whang, *Science* **2014**, DOI: 10.1126/science.1252268
- [11] E. H. Hwang, S. Adam, S. Das Sarma, *Phys. Rev. Lett.* **2007**, DOI: 10.1103/Physrevlett.98.186806
- [12] T. Ando, *J. Phys. Soc. Jpn* **2006**, DOI: 10.1143/jpsj.75.074716
- [13] K. Nomura, A. H. MacDonald, *Phys. Rev. Lett.* **2007**, DOI: 10.1103/Physrevlett.98.076602
- [14] M. Ishigami, J. H. Chen, W. G. Cullen, M. S. Fuhrer, E. D. Williams, *Nano Lett.* **2007**, *7*, 1643–1648.
- [15] M. I. Katsnelson, A. K. Geim, *Phil. Trans. R. Soc. London A* **2008**, DOI: 10.1098/rsta.2007.2157
- [16] S. Fratini, F. Guinea, *Phys. Rev. B* **2008**, DOI: 10.1103/Physrevb.77.195415
- [17] J. H. Chen, C. Jang, S. D. Xiao, M. Ishigami, M. S. Fuhrer, *Nat. Nanotechnol.* **2008**, *3*, 206–209.
- [18] M. S. Bresnehan, M. J. Hollander, M. Wetherington, M. LaBella, K. A. Trumbull, R. Cavalero, D. W. Snyder, J. A. Robinson, *ACS Nano* **2012**, *6*, 5234–5241.
- [19] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard, J. Hone, *Nat. Nanotechnol.* **2010**, *5*, 722–726.
- [20] W. Gannett, W. Regan, K. Watanabe, T. Taniguchi, M. F. Crommie, A. Zettl, *Appl. Phys. Lett.* **2011**, DOI: 10.1063/1.3599708
- [21] N. Jain, C. A. Durcan, R. Jacobs-Gedrim, Y. Xu, B. Yu, *Nanotechnology* **2013**, *24*, 355202.
- [22] G. H. Han, J. A. Rodríguez-Manzo, C. W. Lee, N. J. Kybert, M. B. Lerner, Z. J. Qi, E. N. Dattoli, A. M. Rappe, M. Drndić, A. T. C. Johnson, *ACS Nano* **2013**, *7*, 10129–10138.
- [23] M. Wang, S. K. Jang, W. J. Jang, M. Kim, S. Y. Park, S. W. Kim, S. J. Kahng, J. Y. Choi, R. S. Ruoff, Y. J. Song, S. Lee, *Adv. Mater.* **2013**, *25*, 2746–2752.
- [24] K. H. Lee, H. J. Shin, J. Lee, I. Y. Lee, G. H. Kim, J. Y. Choi, S. W. Kim, *Nano Lett.* **2012**, *12*, 714–718.
- [25] K. K. Kim, A. Hsu, X. T. Jia, S. M. Kim, Y. M. Shi, M. Dresselhaus, T. Palacios, J. Kong, *ACS Nano* **2012**, *6*, 8583–8590.
- [26] I. Jo, M. T. Pettes, J. Kim, K. Watanabe, T. Taniguchi, Z. Yao, L. Shi, *Nano Lett.* **2013**, *13*, 550–554.
- [27] M. W. Iqbal, M. Z. Iqbal, X. Jin, J. Eom, C. Hwang, *J. Mater. Chem. C* **2014**, DOI: 10.1021/Am405885c
- [28] L. B. Gao, W. C. Ren, H. L. Xu, L. Jin, Z. X. Wang, T. Ma, L. P. Ma, Z. Y. Zhang, Q. Fu, L. M. Peng, X. H. Bao, H. M. Cheng, *Nat. Commun.* **2012**, DOI: 10.1038/Ncomms1702

- [29] N. N. Kawamoto, Z. T. Luo, M. Kaplan, C. Johnson, *Abstr. Pap. Am. Chem. S.* **2011**, WOS: 000291982800768, ISSN:0065-7727.
- [30] Z. T. Luo, S. Kim, N. Kawamoto, A. M. Rappe, A. T. C. Johnson, *ACS Nano* **2011**, *5*, 9154–9160.
- [31] S. Bhaviripudi, X. T. Jia, M. S. Dresselhaus, J. Kong, *Nano Lett.* **2010**, *10*, 4128–4133.
- [32] G. H. Lee, Y. J. Yu, X. Cui, N. Petrone, C. H. Lee, M. S. Choi, D. Y. Lee, C. Lee, W. J. Yoo, K. Watanabe, T. Taniguchi, C. Nuckolls, P. Kim, J. Hone, *ACS Nano* **2013**, *7*, 7931–7936.
- [33] J. V. Lauritsen, J. Kibsgaard, S. Helveg, H. Topsoe, B. S. Clausen, E. Laegsgaard, F. Besenbacher, *Nat. Nanotechnol.* **2007**, *2*, 53–58.
- [34] H. G. Fuchtbauer, A. K. Tuxen, P. G. Moses, H. Topsoe, F. Besenbacher, J. V. Lauritsen, *Phys. Chem. Chem. Phys.* **2013**, *15*, 15971–15980.
- [35] F. N. Xia, V. Perebeinos, Y. M. Lin, Y. Q. Wu, P. Avouris, *Nat. Nanotechnol.* **2011**, *6*, 179–184.
- [36] Z. Z. Sun, Z. Yan, J. Yao, E. Beitler, Y. Zhu, J. M. Tour, *Nature* **2010**, *468*, 549–552.
- [37] Y. F. Hao, Y. Y. Wang, L. Wang, Z. H. Ni, Z. Q. Wang, R. Wang, C. K. Koo, Z. X. Shen, J. T. L. Thong, *Small* **2010**, *6*, 195–200.
- [38] Z. T. Luo, Y. Lu, D. W. Singer, M. E. Berck, L. A. Somers, B. R. Goldsmith, A. T. C. Johnson, *Chem. Mater.* **2011**, *23*, 1441–1447.
- [39] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, M. I. Katsnelson, L. Eaves, S. V. Morozov, A. S. Mayorov, N. M. R. Peres, A. H. C. Neto, J. Leist, A. K. Geim, L. A. Ponomarenko, K. S. Novoselov, *Nano Lett.* **2012**, *12*, 1707–1710.
- [40] L. Wang, I. Meric, P. Y. Huang, Q. Gao, Y. Gao, H. Tran, T. Taniguchi, K. Watanabe, L. M. Campos, D. A. Muller, J. Guo, P. Kim, J. Hone, K. L. Shepard, C. R. Dean, *Science* **2013**, *342*, 614–617.
- [41] Y. Lu, C. A. Merchant, M. Drndic, A. T. C. Johnson, *Nano Lett.* **2011**, *11*, 5184–5188.
- [42] A. Chaudhry, *J. Semiconductors* **2013**, *34*, 066001.
- [43] A. D. Liao, J. Z. Wu, X. R. Wang, K. Tahy, D. Jena, H. J. Dai, E. Pop, *Phys. Rev. Lett.* **2011**, DOI: 10.1103/PhysRevLett.106.256801
- [44] J. Moser, A. Barreiro, A. Bachtold, *Appl. Phys. Lett.* **2007**, DOI: 10.1063/1.2789673
- [45] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, *Science* **2004**, *306*, 666–669.
- [46] L. Liu, S. M. Ryu, M. R. Tomasik, E. Stolyarova, N. Jung, M. S. Hybertsen, M. L. Steigerwald, L. E. Brus, G. W. Flynn, *Nano Lett.* **2008**, *8*, 1965–1970.
- [47] Y. P. Dan, Y. Lu, N. J. Kybert, Z. T. Luo, A. T. C. Johnson, *Nano Lett.* **2009**, *9*, 1472–1475.
- [48] B. Westenfelder, J. C. Meyer, J. Biskupek, S. Kurasch, F. Scholz, C. E. Krill, U. Kaiser, *Nano Lett.* **2011**, *11*, 5123–5127.
- [49] A. Barreiro, F. Borner, M. H. Rummeli, B. Buchner, L. M. K. Vandersypen, *Nano Lett.* **2012**, *12*, 1873–1878.
- [50] A. Liao, R. Alizadegan, Z. Y. Ong, S. Dutta, F. Xiong, K. J. Hsia, E. Pop, *Phys. Rev. B* **2010**, DOI: 10.1103/PhysRevB.82.205406
- [51] R. Murali, Y. X. Yang, K. Brenner, T. Beck, J. D. Meindl, *Appl. Phys. Lett.* **2009**, DOI: 10.1063/1.3147183
- [52] L. Liao, J. W. Bai, Y. Q. Qu, Y. C. Lin, Y. J. Li, Y. Huang, X. F. Duan, *Proc. Natl. Acad. Sci. USA* **2010**, *107*, 6711–6715.

Received: August 24, 2014  
Published online: